数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD9923ABBCZ 数据表(PDF) 61 Page - Analog Devices

部件名 AD9923ABBCZ
功能描述  CCD Signal Processor with V-Driver and Precision Timing??Generator
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9923ABBCZ 数据表(HTML) 61 Page - Analog Devices

Back Button AD9923ABBCZ Datasheet HTML 57Page - Analog Devices AD9923ABBCZ Datasheet HTML 58Page - Analog Devices AD9923ABBCZ Datasheet HTML 59Page - Analog Devices AD9923ABBCZ Datasheet HTML 60Page - Analog Devices AD9923ABBCZ Datasheet HTML 61Page - Analog Devices AD9923ABBCZ Datasheet HTML 62Page - Analog Devices AD9923ABBCZ Datasheet HTML 63Page - Analog Devices AD9923ABBCZ Datasheet HTML 64Page - Analog Devices AD9923ABBCZ Datasheet HTML 65Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 88 page
background image
AD9923A
Rev. 0 | Page 61 of 88
STANDBY MODE OPERATION
The AD9923A contains three standby modes to optimize the
overall power dissipation in various applications. Bits[1:0] of
Register 0x00 control the power-down state of the device:
STANDBY[1:0] = 00 = normal operation (full power)
STANDBY[1:0] = 01 = Standby 1 mode
STANDBY[1:0] = 2 = Standby 2 mode
STANDBY[1:0] = 3 = Standby 3 mode (lowest power)
Table 42 and Table 43 summarize the operation of each power-
down mode. Note that when OUTCONTROL = LO, it takes
priority over the Standby 1 and Standby 2 modes in determining
the digital output states, but Standby 3 mode takes priority over
OUTCONTROL. Standby 3 has the lowest power consumption,
and can shut down the crystal oscillator circuit between CLI
and CLO. If CLI and CLO are being used with a crystal to
generate the master clock, this circuit is powered down and
there is no clock signal. When returning the device from
Standby 3 mode to normal operation, reset the timing core at
least 500 μs after writing to the STANDBY register (Bits[1:0],
Address 0x00). This allows sufficient time for the crystal circuit
to settle. The vertical and shutter outputs can be programmed
to hold a specific value during the Standby 3 mode using
Register 0xE2, as detailed in Table 43. The vertical outputs can be
programmed to hold a specific value when OUTCONTROL =
low, or when in Standby 1 or Standby 2 mode, by using
Register 0xF3. The following list provides guidelines for the
mapping of the bits in these registers to the various vertical and
shutter outputs when the device is in one of the three standby
modes, or when OUTCONTROL = low.
•
Standby 3 mode takes priority over OUTCONTROL for
determining the output polarities.
•
These polarities assume OUTCONTROL = high, because
OUTCONTROL = low takes priority over Standby 1 and
Standby 2.
•
Standby 1 and Standby 2 set H and RG drive strength to
their minimum values (4.3 mA).
•
VD and HD default to High-Z status when in slave mode
regardless of standby mode or OUTCONTROL status.
This feature is useful during power-up if different polarities are
required by the V-driver and CCD to prevent damage.
It is important to note that when VDR_EN = 0 V, V1 to V13 are
at VM, and SUBCK is at VLL regardless of the state of the value
of the STANDBY and OUTCONTROL registers.
Table 42. Standby Mode Operation
I/O Block
Standby 3 (Default)1, 2
OUTCONTROL = LOW2
Standby 23, 4
Standby 13, 4
AFE
Off
No change
Off
Only REFT, REFB on
Timing Core
Off
No change
Off
On
CLO Oscillator
Off
No change
On
On
CLO
High
Running
Running
Running
HL
High-Z
Low
Low (4.3 mA)
Low (4.3 mA)
H1
High-Z
Low
Low (4.3 mA)
Low (4.3 mA)
H2
High-Z
High
High (4.3 mA)
High (4.3 mA)
H3
High-Z
Low
Low (4.3 mA)
Low (4.3 mA)
H4
High-Z
High
High (4.3 mA)
High (4.3 mA)
RG
High-Z
Low
Low (4.3 mA)
Low (4.3 mA)
VD5
Low
VDHDPOL value
VDHDPOL value
Running
HD
Low
VDHDPOL value
VDHDPOL value
Running
DCLK
Low
Running
Low
Running
D0 to D11
Low
Low
Low
Low
1 To exit Standby 3, write 00 to STANDBY (Bits[1:0], Address 0x00), then reset the timing core after 500 μs to guarantee proper settling of the oscillator.
2 Standby 3 mode takes priority over OUTCONTROL for determining the output polarities.
3 These polarities assume OUTCONTROL = high, because OUTCONTROL = low takes priority over Standby 1 and Standby 2.
4 Standby 1 and Standby 2 set H and RG drive strength to their minimum values (4.3 mA).
5 VD and HD default to High-Z status when in slave mode regardless of Standby mode or OUTCONTROL status.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com