数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MASTERGAN1 数据表(PDF) 6 Page - STMicroelectronics

部件名 MASTERGAN1
功能描述  High power density 600V Half bridge driver with two enhancement mode GaN HEMT
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

MASTERGAN1 数据表(HTML) 6 Page - STMicroelectronics

Back Button MASTERGAN1 Datasheet HTML 2Page - STMicroelectronics MASTERGAN1 Datasheet HTML 3Page - STMicroelectronics MASTERGAN1 Datasheet HTML 4Page - STMicroelectronics MASTERGAN1 Datasheet HTML 5Page - STMicroelectronics MASTERGAN1 Datasheet HTML 6Page - STMicroelectronics MASTERGAN1 Datasheet HTML 7Page - STMicroelectronics MASTERGAN1 Datasheet HTML 8Page - STMicroelectronics MASTERGAN1 Datasheet HTML 9Page - STMicroelectronics MASTERGAN1 Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 27 page
background image
3.2
Recommended operating conditions
Table 3. Recommended operating conditions (Each voltage referred to GND unless otherwise specified)
Symbol
Parameter
Note
Min
Max
Unit
VS
High voltage bus
0
520
V
VCC
Supply voltage
4.75
9.5
V
PVCC-PGND
PVCC to PGND low side supply(1)
4.75
6.5
V
Best performance
5
6.5
V
PVCC
Low-side driver supply
3
8.5
V
VCC-PVCC
VCC to PVCC pin voltage
-3
3
V
PGND
Low-side driver ground(1)
-2
2
V
DT
Suggested minimum deadtime
5
ns
TIN_MIN
Minimum duration of input pulse to obtain undistorted
output pulse
120
ns
VBO
BOOT to OUTb pin voltage(2)
4.4
6.5
V
Best performance
5
6.5
V
BOOT
BOOT to GND voltage
0(3)
530
V
Vi
Logic inputs voltage range
0
20
V
TJ
Junction temperature
-40
125
°C
1. PGND internally connected to SENSE.
2. OUTb internally connected to OUT.
3. 5 V is recommended during high-hide turn-on.
3.3
Thermal data
Table 4. Thermal data
Symbol
Parameter
Value
Unit
Rth(J-CB)
Thermal resistance junction to each GaN transistor exposed pad, typical
1.9
°C/W
Rth(J-A)
Thermal resistance junction-to-ambient(1)
17.5
°C/W
1. The junction to ambient thermal resistance is obtained simulating the device mounted on a 2s2p (4 layer) FR4 board as
JESD51-5,7 with 6 thermal vias for each exposed pad. Power dissipation uniformly distributed over the two GaN transistors.
MASTERGAN1
Recommended operating conditions
DS13417 - Rev 3
page 6/27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com