CC2550-RTY1 datasheet(14/55 Pages) TI

14 / 55 page

CC2550

PRELIMINARY Data Sheet (Rev.1.2)

SWRS039A

Page 14 of 54

Read from register:

Write to register:

Hi-Z

SCLK:

CSn:

Hi-Z

Figure 6: Configuration registers write and read operations

Parameter

Description

Min

Max

Units

SCLK

frequency

100 ns delay inserted between address byte and data byte (single access), or between

address and data, and between each data byte (burst access).

MHz

SCLK

frequency, single access

No delay between address and data byte

MHz

fSCLK

SCLK

frequency, burst access

No delay between address and data byte, or between data bytes

6.5

MHz

tsp,pd

CSn

low to positive edge on SCLK, in power-down mode

200

µs

tsp

CSn

low to positive edge on SCLK, in active mode

tch

Clock high

tcl

Clock low

trise

Clock rise time

tfall

Clock fall time

Single access

tsd

Setup data (negative SCLK edge) to

positive edge on SCLK

(tsd applies between address and data bytes, and

between data bytes)

Burst access

thd

Hold data after positive edge on SCLK

tns

Negative edge on SCLK to CSn high

Table 14: SPI interface timing requirements

Figure 7: Register access types

CC2550-RTY1 数据表(PDF) 14 Page - Texas Instruments

CC2550-RTY1 数据表(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载

链接网址

CC2550-RTY1 数据表(PDF) 14 Page - Texas Instruments

CC2550-RTY1 数据表(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表 下载

链接网址

数据表下载