AT83C5136-RDTUL datasheet(90/171 Pages) ATMEL

90 / 171 page

AT83C5134/35/36

7683B–USB–03/07

have been received, the serial interrupt flag is set and a valid status code can be read

from SSCS. This status code is used to vector to an interrupt service routine. The appro-

priate action to be taken for each of these status code is detailed in Table . The slave

transmitter mode may also be entered if arbitration is lost while the TWI module is in the

master mode.

If the AA bit is reset during a transfer, the TWI module will transmit the last byte of the

transfer and enter state C0h or C8h. the TWI module is switched to the not addressed

slave mode and will ignore the master receiver if it continues the transfer. Thus the mas-

ter receiver receives all 1’s as serial data. While AA is reset, the TWI module does not

respond to its own slave address. However, the 2-wire bus is still monitored and

address recognition may be resume at any time by setting AA. This means that the AA

bit may be used to temporarily isolate the TWI module from the 2-wire bus.

Miscellaneous States

There are two SSCS codes that do not correspond to a define TWI hardware state

(Table 77 ). These codes are discuss hereafter.

Status F8h indicates that no relevant information is available because the serial interrupt

flag is not set yet. This occurs between other states and when the TWI module is not

involved in a serial transfer.

Status 00h indicates that a bus error has occurred during a TWI serial transfer. A bus

error is caused when a START or a STOP condition occurs at an illegal position in the

format frame. Examples of such illegal positions happen during the serial transfer of an

address byte, a data byte, or an acknowledge bit. When a bus error occurs, SI is set. To

recover from a bus error, the STO flag must be set and SI must be cleared. This causes

the TWI module to enter the not addressed slave mode and to clear the STO flag (no

other bits in SSCON are affected). The SDA and SCL lines are released and no STOP

condition is transmitted.

Notes

the TWI module interfaces to the external 2-wire bus via two port pins: SCL (serial clock

line) and SDA (serial data line). To avoid low level asserting on these lines when the

TWI module is enabled, the output latches of SDA and SLC must be set to logic 1.

Table 72. Bit Frequency Configuration

Bit Frequency ( kHz)

CR2

CR1

CR0

OSCA= 12 MHz

OSCA = 16 MHz

OSCA divided by

62.5

256

53.5

71.5

224

62.5

192

100

160

Unused

100

133.3

120

200

266.6

0.5 <. < 62.5

0.67 <. < 83

Timer 1 in mode 2 can be used as TWI

baudrate generator with the following

formula:

96.(256-”Timer1 reload value”)

AT83C5136-RDTUL 数据表(PDF) 90 Page - ATMEL Corporation

AT83C5136-RDTUL 数据表(HTML) 90 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载