AT83C5136-RDTUL datasheet(100/171 Pages) ATMEL

100 / 171 page

100

AT83C5134/35/36

7683B–USB–03/07

Registers

Table 78. SSCON Register

SSCON - Synchronous Serial Control Register (93h)

CR2

SSIE

STA

STO

CR1

CR0

Bit

Number

Bit

Mnemonic Description

CR2

Control Rate bit 2

See .

SSIE

Synchronous Serial Interface Enable bit

Clear to disable SSLC.

Set to enable SSLC.

STA

Start flag

Set to send a START condition on the bus.

ST0

Stop flag

Set to send a STOP condition on the bus.

Synchronous Serial Interrupt flag

Set by hardware when a serial interrupt is requested.

Must be cleared by software to acknowledge interrupt.

Assert Acknowledge flag

Clear in master and slave receiver modes, to force a not acknowledge (high level

on SDA).

Clear to disable SLA or GCA recognition.

Set to recognise SLA or GCA (if GC set) for entering slave receiver or transmitter

modes.

Set in master and slave receiver modes, to force an acknowledge (low level on

SDA).

This bit has no effect when in master transmitter mode.

CR1

Control Rate bit 1

See Table 72

CR0

Control Rate bit 0

See Table 72

Table 79. SSDAT (095h) - Synchronous Serial Data Register (read/write)

SD7

SD6

SD5

SD4

SD3

SD2

SD1

SD0

Bit

Number

Bit

Mnemonic Description

SD7

Address bit 7 or Data bit 7.

SD6

Address bit 6 or Data bit 6.

SD5

Address bit 5 or Data bit 5.

SD4

Address bit 4 or Data bit 4.

SD3

Address bit 3 or Data bit 3.

SD2

Address bit 2 or Data bit 2.

AT83C5136-RDTUL 数据表(PDF) 100 Page - ATMEL Corporation

AT83C5136-RDTUL 数据表(HTML) 100 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载