| 数据搜索系统,热门电子元器件搜索 |
|
AT83C5136-RDTUL 数据表(PDF) 18 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT83C5136-RDTUL 数据表(HTML) 18 Page - ATMEL Corporation |
|
18 / 171 page ![]() 18 AT83C5134/35/36 7683B–USB–03/07 Table 15. CKCON1 (S:AFh) Clock Control Register 1 Reset Value = 0000 0000b Table 16. PLLCON (S:A3h) PLL Control Register Reset Value = 0000 0000b Table 17. PLLDIV (S:A4h) PLL Divider Register Reset Value = 0000 0000 7 6 5 4 3 2 1 0 - - - - - - - SPIX2 Bit Number Bit Mnemonic Description 7-1 - Reserved The value read from this bit is always 0. Do not set this bit. 0 SPIX2 SPI Clock This control bit is validated when the CPU clock X2 is set. When X2 is low, this bit has no effect. Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle. 7 6 5 4 3 2 1 0 - - - - - EXT48 PLLEN PLOCK Bit Number Bit Mnemonic Description 7-3 - Reserved The value read from this bit is always 0. Do not set this bit. 2 EXT48 External 48 MHz Enable Bit Set this bit to bypass the PLL and disable the crystal oscillator. Clear this bit to select the PLL output as USB clock and to enable the crystal oscillator. 1 PLLEN PLL Enable Bit Set to enable the PLL. Clear to disable the PLL. 0 PLOCK PLL Lock Indicator Set by hardware when PLL is locked. Clear by hardware when PLL is unlocked. 7 6 5 4 3 2 1 0 R3 R2 R1 R0 N3 N2 N1 N0 Bit Number Bit Mnemonic Description 7-4 R3:0 PLL R Divider Bits 3-0 N3:0 PLL N Divider Bits |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |