数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT83C5136-RDTUL 数据表(PDF) 159 Page - ATMEL Corporation

部件名 AT83C5136-RDTUL
功能描述  8-bit Microcontroller with Full Speed USB Device
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT83C5136-RDTUL 数据表(HTML) 159 Page - ATMEL Corporation

Back Button AT83C5136-RDTUL Datasheet HTML 155Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 156Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 157Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 158Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 159Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 160Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 161Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 162Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 163Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 159 / 171 page
background image
159
AT83C5134/35/36
7683B–USB–03/07
Timings
Test conditions: capacitive load on all pins= 50 pF.
Table 118. SPI Interface Master AC Timing
VDD = 2.7 to 5.5 V, TA = -40 to +85°C
Note:
TPER is XTAL period when SPI interface operates in X2 mode or twice XTAL period when SPI inter-
face operates in X1 mode.
Symbol
Parameter
Min
Max
Unit
Slave Mode
T
CHCH
Clock Period
2
T
PER
T
CHCX
Clock High Time
0.8
T
PER
T
CLCX
Clock Low Time
0.8
T
PER
T
SLCH, TSLCL
SS Low to Clock edge
100
ns
T
IVCL, TIVCH
Input Data Valid to Clock Edge
50
ns
T
CLIX, TCHIX
Input Data Hold after Clock Edge
50
ns
T
CLOV, TCHOV
Output Data Valid after Clock Edge
50
ns
T
CLOX, TCHOX
Output Data Hold Time after Clock Edge
0
ns
T
CLSH, TCHSH
SS High after Clock Edge
0
ns
T
SLOV
SS Low to Output Data Valid
4T
PER+20
ns
T
SHOX
Output Data Hold after SS High
2T
PER+100
ns
T
SHSL
SS High to SS Low
2T
PER+120
T
ILIH
Input Rise Time
2
µ
s
T
IHIL
Input Fall Time
2
µ
s
T
OLOH
Output Rise time
100
ns
T
OHOL
Output Fall Time
100
ns
Master Mode
T
CHCH
Clock Period
4
T
PER
T
CHCX
Clock High Time
2T
PER-20
ns
T
CLCX
Clock Low Time
2T
PER-20
ns
T
IVCL, TIVCH
Input Data Valid to Clock Edge
50
ns
T
CLIX, TCHIX
Input Data Hold after Clock Edge
50
ns
T
CLOV, TCHOV
Output Data Valid after Clock Edge
20
ns
T
CLOX, TCHOX
Output Data Hold Time after Clock Edge
0
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com