IA88C00-PDW48C-R datasheet(35/80 Pages) INNOVASIC

35 / 80 page

IA88C00

Data Sheet

Microcontroller

As of Production Version -01

ENG 21 0 050519-00

www.Innovasic

Innovasic.com

Innovasic Semiconductor

Page 35 of 80

1.888.824.4184

D4 - REIE - Receive Error Interrupt Enable - If this bit is set to 1, any receiver error condition will

cause an interrupt request. Possible receive error conditions include parity error, overrun error and

framing error.

D5 - BRKIE - Break Interrupt Enable - If this bit is set to 1, a transition in either direction on the break

signal will cause an interrupt request.

D6 - CCIE - Control Character Interrupt Enable - If this bit is set to 1, an ASCII Control Character

Detect signal in the URC register will cause an interrupt.

D7 - WUIE - Wake-Up Interrupt Enable - If this bit is set to 1, any of the wake-up conditions that set

the Wake-Up Detect bit (WUD) in the URC register will cause an interrupt request.

Figure 32. UART Transmit Interrupt Register, UTI R238 Bank 0

Bit

Initial Value

Read/Write

R/W

R/O

R/W

The timing for the transmit buffer empty interrupt is software programmable. There are two different

interrupt timings selectable with 1 bit.

Option 1: Interrupt is activated at the moment the contents of the TUIO register are transferred to the Tx

FIFO.

Option 2: Interrupt is activated at the moment the last stop bit in the Tx FIFO is sent.

After loading the transmit shift register, UART control generates a buffer empty flag to indicate that

TUIO is ready to be filled with new data.

A new flag will indicate when the transmit shift register is empty.

D0 - If this bit is zero, a high value of D2 in the UIE register will cause an interrupt on Transmit UIO

empty. If this bit is set, a high value of D2 in the UIE register will cause an interrupt on transmit shift

writing to the UIO register.

D1 - This flag is set when the transmit shift register is empty and is reset when a new value is loaded into

the UIO. This flag will not be set during a send break.

Figure 33. Uart Data Register (UIO), R239 Bank 0

Bit

Initial Value

Read/Write

R/W

R/O

R/W

IA88C00-PDW48C-R 数据表(PDF) 35 Page - InnovASIC, Inc

IA88C00-PDW48C-R 数据表(HTML) 35 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载