数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8541ECVTALF 数据表(PDF) 46 Page - Freescale Semiconductor, Inc

部件名 MPC8541ECVTALF
功能描述  PowerQUICC??III Integrated Communications Processor Hardware Specifications
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8541ECVTALF 数据表(HTML) 46 Page - Freescale Semiconductor, Inc

Back Button MPC8541ECVTALF Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC8541ECVTALF Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC8541ECVTALF Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC8541ECVTALF Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC8541ECVTALF Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC8541ECVTALF Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC8541ECVTALF Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC8541ECVTALF Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC8541ECVTALF Datasheet HTML 50Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 84 page
background image
MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4
46
Freescale Semiconductor
JTAG
11 JTAG
This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the
MPC8541E.
Table 38 provides the JTAG AC timing specifications as defined in Figure 31 through Figure 34.
High period of SCL
tSCHCL
4-
μs
Start condition setup time
tSCHDL
2-
μs
Start condition hold time
tSDLCL
3-
μs
Data hold time
tSCLDX
2-
μs
Data setup time
tSDVCH
3-
μs
SDA/SCL rise time
tSRISE
-1
μs
SDA/SCL fall time (master)
tSFALL
-
303
ns
Stop condition setup time
tSCHDH
2-
μs
Table 37. CPM I2C Timing (fSCL=400KHz)
Characteristic
Expression
Frequency = 400KHz
Unit
Min
Max
SCL clock frequency (slave)
fSCL
400
KHz
SCL clock frequency (master)
fSCL
-400
KHz
Bus free time between transmissions
tSDHDL
1.2
-
μs
Low period of SCL
tSCLCH
1.2
-
μs
High period of SCL
tSCHCL
1-
μs
Start condition setup time
tSCHDL
420
-
ns
Start condition hold time
tSDLCL
630
-
ns
Data hold time
tSCLDX
420
-
ns
Data setup time
tSDVCH
630
-
ns
SDA/SCL rise time
tSRISE
-
250
ns
SDA/SCL fall time
tSFALL
-75
ns
Stop condition setup time
tSCHDH
420
-
ns
Table 38. JTAG AC Timing Specifications (Independent of SYSCLK) 1
At recommended operating conditions (see Table 2).
Parameter
Symbol 2
Min
Max
Unit
Notes
JTAG external clock frequency of operation
fJTG
0
33.3
MHz
JTAG external clock cycle time
t JTG
30
ns
JTAG external clock pulse width measured at 1.4 V
tJTKHKL
15
ns
JTAG external clock rise and fall times
tJTGR & tJTGF
02
ns
TRST assert time
tTRST
25
ns
3
Table 36. CPM I2C Timing (fSCL=100KHz) (continued)
Characteristic
Expression
Frequency = 100KHz
Unit
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com