MPC8541ECVTALF datasheet(65/84 Pages) FREESCALE

部件名	MPC8541ECVTALF

功能描述	PowerQUICC??III Integrated Communications Processor Hardware Specifications

PDF	84 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

65 / 84 page

MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

Clocking

15.3

e500 Core PLL Ratio

Table 47 describes the clock ratio between the e500 core complex bus (CCB) and the e500 core clock. This

ratio is determined by the binary value of LALE and LGPL2 at power up, as shown in Table 47.

15.4

Frequency Options

Table 48 shows the expected frequency values for the platform frequency when using a CCB to SYSCLK

ratio in comparison to the memory bus speed.

Table 47. e500 Core to CCB Ratio

Binary Value of

LALE, LGPL2 Signals

Ratio Description

2:1 e500 core:CCB

5:2 e500 core:CCB

3:1 e500 core:CCB

7:2 e500 core:CCB

Table 48. Frequency Options with Respect to Memory Bus Speeds

CCB to SYSCLK

Ratio

SYSCLK (MHz)

100

111

133

Platform/CCB Frequency (MHz)

200

222

267

200

250

300

333

267

333

208

333

200

250

200

267

333

225

300

250

333

200

300

267

MPC8541ECVTALF 数据表(PDF) 65 Page - Freescale Semiconductor, Inc

MPC8541ECVTALF 数据表(HTML) 65 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载