数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC18F258-E/SOSQTP 数据表(PDF) 109 Page - Microchip Technology

部件名 PIC18F258-E/SOSQTP
功能描述  28/40-Pin High-Performance, Enhanced Flash Microcontrollers with CAN Module
PDF  402 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC18F258-E/SOSQTP 数据表(HTML) 109 Page - Microchip Technology

Back Button PIC18F258-E/SOSQTP Datasheet HTML 105Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 106Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 107Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 108Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 109Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 110Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 111Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 112Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 113Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 402 page
background image
© 2006 Microchip Technology Inc.
DS41159E-page 107
PIC18FXX8
10.0
PARALLEL SLAVE PORT
In addition to its function as a general I/O port, PORTD
can also operate as an 8-bit wide Parallel Slave Port
(PSP) or microprocessor port. PSP operation is
controlled by the 4 upper bits of the TRISE register
(Register 9-1).
Setting
control
bit
PSPMODE
(TRISE<4>) enables PSP operation. In Slave mode,
the port is asynchronously readable and writable by the
external world.
The PSP can directly interface to an 8-bit micro-
processor data bus. The external microprocessor can
read or write the PORTD latch as an 8-bit latch. Setting
the control bit PSPMODE enables the PORTE I/O pins
to become control inputs for the microprocessor port.
When set, port pin RE0 is the RD input, RE1 is the WR
input and RE2 is the CS (chip select) input. For this
functionality, the corresponding data direction bits of
the TRISE register (TRISE<2:0>) must be configured
as inputs (set).
A write to the PSP occurs when both the CS and WR
lines are first detected low. A read from the PSP occurs
when both the CS and RD lines are first detected low.
The timing for the control signals in Write and Read
modes is shown in Figure 10-2 and Figure 10-3,
respectively.
FIGURE 10-1:
PORTD AND PORTE
BLOCK DIAGRAM
(PARALLEL SLAVE PORT)
FIGURE 10-2:
PARALLEL SLAVE PORT WRITE WAVEFORMS
Note:
The Parallel Slave Port is only available on
PIC18F4X8 devices.
Data Bus
WR LATD
RDx pin
Q
D
CK
EN
QD
EN
RD PORTD
One bit of PORTD
Set Interrupt Flag
PSPIF (PIR1<7>)
Read
Chip Select
Write
RD
CS
WR
TTL
TTL
TTL
TTL
or
WR PORTD
RD LATD
Data Latch
Note:
I/O pins have diode protection to VDD and VSS.
PORTE pins
Q1
Q2
Q3
Q4
CS
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
WR
RD
IBF
OBF
PSPIF
PORTD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com