| 数据搜索系统,热门电子元器件搜索 |
|
ICS1893CFILF 数据表(PDF) 105 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS1893CFILF 数据表(HTML) 105 Page - Integrated Circuit Systems |
|
105 / 126 page ![]() Chapter 9 DC and AC Operating Conditions ICS1893CF, Rev. F, 03/01/07 Mar. 2007 105 ICS1893CF Data Sheet Rev. F - Release Copyright © 2007, Integrated Device Technology, Inc. All rights reserved. 9.5.3 Timing for Receive Clock (RXCLK) Pins Table 9-10 lists the significant time periods for signals on the Receive Clock (RXCLK) pins for the various interfaces. Figure 9-4 shows the timing diagram for the time periods. Figure 9-4. Receive Clock Timing Diagram Table 9-10. MII Receive Clock Timing Time Period Parameter Conditions Min. Typ. Max. Units t1 RXCLK Duty Cycle – 35 50 65 % t2a RXCLK Period 100M MII (100Base-TX) – 40 – ns t2b RXCLK Period 10M MII (10Base-T) – 400 – ns RXCLK t1 t2 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |