ICS1893CFILF datasheet(109/126 Pages) ICST

109 / 126 page

Chapter 9 DC and AC Operating Conditions

ICS1893CF, Rev. F, 03/01/07

Mar. 2007

109

ICS1893CF Data Sheet Rev. F - Release

9.5.7 MII Management Interface Timing

Table 9-14 lists the significant time periods for the MII Management Interface timing (which consists of

timings of signals on the MDC and MDIO pins). Figure 9-8 shows the timing diagram for the time periods.

† The ICS1893CF is tested at 25 MHz (a 40-ns period) with a 50-pF load. Designs must account for all board loading

of MDC.

Figure 9-8. MII Management Interface Timing Diagram

Table 9-14. MII Management Interface Timing

Time

Period

Parameter

Conditions

Min.

Typ.

Max.

Units

MDC Minimum High Time

–

160

–

MDC Minimum Low Time

–

160

–

MDC Period

–

400†

†

–

MDC Rise Time to MDIO Valid

–

300

MDIO Setup Time to MDC

–

MDIO Hold Time after MDC

–

MDC

MDIO

(Output)

MDC

MDIO

(Input)

ICS1893CFILF 数据表(PDF) 109 Page - Integrated Circuit Systems

ICS1893CFILF 数据表(HTML) 109 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载