TUSB564 datasheet(22/52 Pages) TI

22 / 52 page

7.4.2 Device Configuration In I2C Mode

The TUSB564-Q1 is in I2C mode when I2C_EN is not equal to 0. The same configurations defined in GPIO

mode are also available in I2C mode. The TUSB564-Q1 USB and DisplayPort configuration is controlled based

on Table 7-5. The AUXp or AUXn to SBU1 or SBU2 mapping control is based on Table 7-6.

Table 7-5. I2C Configuration Control

REGISTERS

CONFIGURATION

VESA DisplayPort ALT MODE

UFP_D CONFIGURATION

CTLSEL1

CTLSEL0

FLIPSEL

Power Down

—

Power Down

—

One Port USB – No Flip

—

One Port USB – With Flip

—

4 Lane DP – No Flip

4 Lane DP – With Flip

One Port USB + 2 Lane DP – No Flip

One Port USB– + 2 Lane DP – With Flip

Table 7-6. I2C AUXp or AUXn to SBU1 or SBU2 Mapping

REGISTERS

MAPPING

AUX_SBU_OVR

CTLSEL1

FLIPSEL

SBU1 → AUXn

SBU2 → AUXp

SBU2 → AUXn

SBU1 → AUXp

Open

SBU1 → AUXn

SBU2 → AUXp

SBU2 → AUXn

SBU1 → AUXp

Open

7.4.3 DisplayPort Mode

The TUSB564-Q1 supports up to four DisplayPort lanes at datarates up to 8.1Gbps. The TUSB564-Q1 can

be enabled for DisplayPort through the GPIO control pin CTL1 or through the I2C register CTLSEL1. When

I2C_EN is "0", DisplayPort is controlled based on Table 7-2. When not in GPIO mode, DisplayPort functionality

is controlled through I2C registers. Data transfer through the DisplayPort lanes is further controlled by the HPDIN

pin. DisplayPort must be enabled using CTL1 pin or CTLSEL1 register and also HPDIN must be pulled high for

the DisplayPort data transfer to be enabled through the DisplayPort lanes.

Note

When operating in 4-lane DP mode (CTLSEL[1:0] = 2h) with AUX snoop disabled

(AUX_SNOOP_DISABLE = 1), all four DP lanes must be enabled (DP0_DISABLE = DP1_DISABLE =

DP2_DISABLE = DP3_DISABLE = "0").

With AUX snoop disabled (AUX_SNOOP_DISABLE = 1) and CTLESEL[1:0] = 2h, the individual DP

lane disable/enable for DP0 and DP3 are swapped and DP1 and DP2 are swapped. DP0_DISABLE

controls DP3, DP3_DISABLE controls DP0, DP1_DISABLE controls DP2, and DP2_DISABLE

controls DP1.

TUSB564-Q1

SLLSFO9A – MAY 2024 – REVISED SEPTEMBER 2024

www.ti.com

Submit Document Feedback

Product Folder Links: TUSB564-Q1

TUSB564 数据表(PDF) 22 Page - Texas Instruments

TUSB564 数据表(HTML) 22 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载