| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITEUSX 数据表(PDF) 77 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITEUSX 数据表(HTML) 77 Page - STMicroelectronics |
|
77 / 108 page ![]() ST7LITEUSx 77/108 12.6 MEMORY CHARACTERISTICS TA = -40°C to 125°C, unless otherwise specified 12.6.1 RAM and Hardware Registers 12.6.2 FLASH Program Memory Notes: 1. Minimum VDD supply voltage without losing data stored in RAM (in HALT mode or under RESET) or in hardware reg- isters (only in HALT mode). Guaranteed by construction, not tested in production. 2. Up to 32 bytes can be programmed at a time. 3. The data retention time increases when the TA decreases. 4. Data based on reliability test results and monitored in production. 5. Data based on characterization results, not tested in production. 6. Guaranteed by Design. Not tested in production. 7. Design target value pending full product characterization. Symbol Parameter Conditions Min Typ Max Unit VRM Data retention mode 1) HALT mode (or RESET) 1.6 V Symbol Parameter Conditions Min Typ Max Unit VDD Operating voltage for Flash write/erase 2.4 5.5 V tprog Programming time for 1~32 bytes 2) TA=−40 to +125°C 5 10 ms Programming time for 1 kByte TA=+25°C 0.16 0.32 s tRET Data retention 4) TA=+55°C 3) 20 years NRW Write erase cycles TA=+25°C 10k 7) cycles IDD Supply current 6) Read / Write / Erase modes fCPU = 8MHz, VDD = 5.5V 2.6 mA No Read/No Write Mode 100 µA Power down mode / HALT 0 0.1 µA 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |