ST7LITEUSX datasheet(88/108 Pages) STMICROELECTRONICS

88 / 108 page

ST7LITEUSx

88/108

12.10 10-BIT ADC CHARACTERISTICS

Subject to general operating condition for VDD, fOSC, and TA unless otherwise specified.

Notes:

1. Unless otherwise specified, typical data are based on TA=25°C and VDD-VSS=5V. They are given only as design guide-

lines and are not tested.

2. The maximum ADC clock frequency allowed within VDD = 2.4V to 2.7V operating range is 1MHz.

3. When VDDA and VSSA pins are not available on the pinout, the ADC refers to VDD and VSS.

4. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k

Ω). Data

based on characterization results, not tested in production.

5. The stabilization time of the A/D converter is masked by the first tLOAD. The first conversion after the enable is then

always valid.

Figure 64. Typical Application with ADC

Symbol

Parameter

Conditions

Min

Typ 1)

Max

Unit

fADC

ADC clock frequency 2)

4MHz

VAIN

Conversion voltage range 3)

VSSA

VDDA

RAIN

External input resistor

VDD = 5V, fADC=4MHz

8k 4)

Ω

VDD = 3.3V, fADC=4MHz

7k 4)

2.7V

≤ V

DD ≤5.5V, fADC=2MHz

10k 4)

2.4V

≤ V

DD ≤2.7V, fADC=1MHz

TBD 4)

CADC

Internal sample and hold capacitor

tSTAB

Stabilization time after ADC enable

fCPU=8MHz, fADC=4MHz

0 5)

µs

tADC

Conversion time (Sample+Hold)

3.5

- Sample capacitor loading time

- Hold conversion time

1/fADC

AINx

ST7LITEUSx

VDD

±1

µA

0.6V

CADC

VAIN

RAIN

10-Bit A/D

Conversion

ST7LITEUSX 数据表(PDF) 88 Page - STMicroelectronics

ST7LITEUSX 数据表(HTML) 88 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载