数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F272M 数据表(PDF) 142 Page - STMicroelectronics

部件名 ST10F272M
功能描述  16-bit MCU with 256 Kbyte Flash memory and 20 Kbyte RAM
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F272M 数据表(HTML) 142 Page - STMicroelectronics

Back Button ST10F272M Datasheet HTML 138Page - STMicroelectronics ST10F272M Datasheet HTML 139Page - STMicroelectronics ST10F272M Datasheet HTML 140Page - STMicroelectronics ST10F272M Datasheet HTML 141Page - STMicroelectronics ST10F272M Datasheet HTML 142Page - STMicroelectronics ST10F272M Datasheet HTML 143Page - STMicroelectronics ST10F272M Datasheet HTML 144Page - STMicroelectronics ST10F272M Datasheet HTML 145Page - STMicroelectronics ST10F272M Datasheet HTML 146Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 175 page
background image
Electrical characteristics
ST10F272M
142/176
Figure 45.
Generation mechanisms for the CPU clock
24.8.3
Clock generation modes
The next Table 61 associates the combinations of these three bits with the respective clock
generation mode.
TCLTCL
TCLTCL
fCPU
fXTAL
fCPU
fXTAL
Phase locked loop operation
Direct Clock Drive
TCL
TCL
fCPU
fXTAL
Prescaler Operation
Table 61.
On-chip clock generator selections
P0.15-13
(P0H.7-5)
CPU frequency
fCPU = fXTAL x F
External clock
input range(1)(3)
1.
The external clock input range refers to a CPU clock range of 1...40 MHz. Moreover, the PLL usage is
limited to 4-8 MHz. All configurations need a crystal (or ceramic resonator) to generate the CPU clock
through the internal oscillator amplifier (apart from Direct Drive): vice versa, the clock can be forced
through an external clock source only in Direct Drive mode (on-chip oscillator amplifier disabled, so no
crystal or resonator can be used).
Notes
11
1
fXTAL x 4
4 to 8 MHz
Default configuration
11
0
fXTAL x 3
5.3 to 8 MHz
10
1
fXTAL x 8
4 to 8 MHz
10
0
fXTAL x 5
6.4 to 8 MHz
01
1
fXTAL x 1
1 to 64 MHz
Direct Drive (oscillator bypassed)(2)
2.
The maximum depends on the duty cycle of the external clock signal: when 40 MHz is used, 50% duty
cycle is granted (low phase = high phase = 12.5ns); when 20 MHz is selected a 25% duty cycle can be
accepted (minimum phase, high or low, again equal to 12.5ns).
01
0
fXTAL x 10
4 to 6.4 MHz
00
1
fXTAL / 2
4 to 8 MHz
CPU clock via prescaler(3)
3.
The limits on input frequency are 4-8 MHz since the usage of the internal oscillator amplifier is required.
Also when the PLL is not used and the CPU clock corresponds to fXTAL/2, an external crystal or resonator
must be used: It is not possible to force any clock though an external clock source.
00
0
fXTAL x 16
4 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com