数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

VS1103B 数据表(PDF) 16 Page - List of Unclassifed Manufacturers

部件名 VS1103B
功能描述  MIDI/ADPCM AUDIO CODEC
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

VS1103B 数据表(HTML) 16 Page - List of Unclassifed Manufacturers

Back Button VS1103B Datasheet HTML 12Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 13Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 14Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 15Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 16Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 17Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 18Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 19Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 20Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 61 page
background image
VLSI
Solution
y
VS1103b
VS1103B
5. SPI BUSES
5.3 Data Request Pin DREQ
The DREQ pin/signal is used to signal if VS1103b’s SDI FIFO is capable of receiving data. If DREQ is
high, VS1103b can take at least 32 bytes of SDI data or one SCI command.
Because of a 32-byte safety area, the sender may send upto 32 bytes of SDI data at a time without
checking the status of DREQ, making controlling VS1103b easier for low-speed microcontrollers. If
SARC DREQ512 is set, the safety area is 512 bytes (see Chapter 6.6.13).
Note: DREQ may turn low or high at any time, even during a byte transmission. Thus, DREQ should
only be used to decide whether to send more bytes. It should not abort a transmission that has already
started.
Note: In VS10XX products upto VS1002, DREQ was only used for SDI. In VS1103b DREQ is also
used to tell the status of SCI.
5.4 Serial Protocol for Serial Data Interface (SDI)
5.4.1 General
The serial data interface operates in slave mode so the DCLK signal must be generated by an external
circuit.
Data (SDATA signal) can be clocked in at either the rising or falling edge of DCLK (Chapter 6.6).
VS1103b assumes its data input to be byte-sychronized. SDI bytes may be transmitted either MSb or
LSb first, depending of SCI MODE (Chapter 6.6.1).
5.4.2 SDI in VS1002 Native Modes (Recommended)
In VS1002 native modes (SM NEWMODE is 1), byte synchronization is achieved by XDCS. The state of
XDCS may not change while a data byte transfer is in progress. To always maintain data synchronization
even if there may be glitches in the boards using VS1103b, it is recommended to turn XDCS every now
and then, for instance once after every flash data block or a few kilobytes, just to keep sure the host and
VS1103b are in sync.
If SM SDISHARE is 1, the XDCS signal is internally generated by inverting the XCS input.
For new designs, using VS1002 native modes are recommended.
Version 1.01, 2007-09-03
16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com