数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

VS1103B 数据表(PDF) 9 Page - List of Unclassifed Manufacturers

部件名 VS1103B
功能描述  MIDI/ADPCM AUDIO CODEC
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

VS1103B 数据表(HTML) 9 Page - List of Unclassifed Manufacturers

Back Button VS1103B Datasheet HTML 5Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 6Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 7Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 8Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 9Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 10Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 11Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 12Page - List of Unclassifed Manufacturers VS1103B Datasheet HTML 13Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 61 page
background image
VLSI
Solution
y
VS1103b
VS1103B
3. CHARACTERISTICS & SPECIFICATIONS
3 Characteristics & Specifications
3.1 Absolute Maximum Ratings
Parameter
Symbol
Min
Max
Unit
Analog Positive Supply
AVDD
-0.3
2.85
V
Digital Positive Supply
CVDD
-0.3
2.7
V
I/O Positive Supply
IOVDD
-0.3
3.6
V
Current at Any Digital Output
±50
mA
Voltage at Any Digital Input
-0.3
IOVDD+0.31
V
Operating Temperature
-40
+85
C
Storage Temperature
-65
+150
C
1 Must not exceed 3.6 V
3.2 Recommended Operating Conditions
Parameter
Symbol
Min
Typ
Max
Unit
Ambient Operating Temperature
-40
+85
C
Analog and Digital Ground 1
AGND DGND
0.0
V
Positive Analog
AVDD
2.6
2.8
2.85
V
Positive Digital
CVDD
2.4
2.5
2.7
V
I/O Voltage
IOVDD
CVDD-0.6V
2.8
3.6
V
Input Clock Frequency2
XTALI
12
12.288
13
MHz
Internal Clock Frequency
CLKI
12
36.864
52.04
MHz
Internal Clock Multiplier3
1.0×
3.0×
4.5×4
Master Clock Duty Cycle
40
50
60
%
1 Must be connected together as close the device as possible for latch-up immunity.
2 The maximum sample rate that can be played with correct speed is XTALI/256.
Thus, XTALI must be at least 12.288 MHz to be able to play 48 kHz at correct speed.
For other implications rising from not using a 12.288 MHz clock, see Chapter 7.4.5.
3 Reset value is 1.0×. Recommended SC MULT=4.0×.
Performance may be poor if SC MULT< 3.5.
4 52.0 MHz is the maximum clock for the full CVDD range.
(4.0 × 12.288 MHz=49.152 MHz or 3.5 × 13.0 MHz=45.5 MHz)
Version 1.01, 2007-09-03
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com