WM8994ECSSLASHR datasheet(197/363 Pages) CIRRUS

197 / 363 page

WM8994

Rev 4.6

197

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

3:0

AIF2CLK_RAT

0011

Selects the AIF2CLK / fs ratio

0000 = Reserved

0001 = 128

0010 = 192

0011 = 256

0100 = 384

0101 = 512

0110 = 768

0111 = 1024

1000 = 1408

1001 = 1536

All other codes = Reserved

Table 108 AIF2 Clocking Configuration

MISCELLANEOUS CLOCK CONTROLS

SYSCLK provides clocking for many of the WM8994 functions. SYSCLK clock is required to support

DSP Core functions and also the Charge Pump, Class D switching amplifier, DC servo control,

Control Write Sequencer and other internal functions.

The SYSCLK_SRC register is used to select the SYSCLK source. The source may be AIF1CLK or

AIF2CLK. Note that the bandwidth of the digital audio mixing paths will be determined by the sample

rate of whichever AIF is selected as the SYSCLK source. When using only one audio interface, the

active interface should be selected as the SYSCLK source. For best audio performance when using

AIF1 and AIF2 simultaneously, the SYSCLK source must select the AIF with the highest sample rate

(AIFn_SR).

The AIF1 DSP processing clock is derived from SYSCLK, and enabled by AIF1DSPCLK_ENA.

The AIF2 DSP processing clock is derived from SYSCLK, and enabled by AIF2DSPCLK_ENA.

The clocking of the WM8994 ADC, DAC, digital mixer and digital microphone functions is enabled by

setting SYSDSPCLK_ENA.

See “Digital Microphone Interface” for details of the DMICCLK frequency.

Two modes of ADC / Digital Microphone operation can be selected using the ADC_OSR128 bit. This

bit is enabled by default, giving best audio performance. De-selecting this bit provides a low power

alternative setting.

A high performance mode of DAC operation can be selected by setting the DAC_OSR128 bit. When

the DAC_OSR128 bit is set, the audio performance is improved, but power consumption is also

increased.

A clock is required for the Charge Pump circuit when the ground-referenced headphone outputs

(HPOUT1L and HPOUT1R) are enabled. The Charge Pump clock is derived from SYSCLK whenever

the Charge Pump is enabled. The Charge Pump clock division is configured automatically.

A clock is required for the Class D speaker driver circuit when the speaker outputs (SPKOUTL and

SPKOUTR) are enabled. The Class D clock is derived from SYSCLK whenever these outputs are

enabled in Class D mode. The Class D clock division is configured automatically. See “Analogue

Outputs

” for details of the Class D switching frequency.

A clock output (OPCLK) derived from SYSCLK may be output on a GPIO pin. This clock is enabled by

Purpose Input/Output

” to configure a GPIO pin for this function.

A slow clock (TOCLK) is derived internally in order to control volume update timeouts when the zero-

cross option is selected. This clock is enabled by register bit TOCLK_ENA, and its frequency is

controlled by TOCLK_DIV.

A de-bounce control is provided for GPIO inputs and for other functions that may be selected as GPIO

outputs. The de-bounced clock frequency is controlled by DBCLK_DIV.

WM8994ECS/R 数据表(PDF) 197 Page - Cirrus Logic

WM8994ECS/R 数据表(HTML) 197 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载