数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CC2550-RTY1 数据表(PDF) 14 Page - Texas Instruments

部件名 CC2550-RTY1
功能描述  Low-Cost Low-Power 2.4 GHz RF Transmitter
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

CC2550-RTY1 数据表(HTML) 14 Page - Texas Instruments

Back Button CC2550-RTY1 Datasheet HTML 10Page - Texas Instruments CC2550-RTY1 Datasheet HTML 11Page - Texas Instruments CC2550-RTY1 Datasheet HTML 12Page - Texas Instruments CC2550-RTY1 Datasheet HTML 13Page - Texas Instruments CC2550-RTY1 Datasheet HTML 14Page - Texas Instruments CC2550-RTY1 Datasheet HTML 15Page - Texas Instruments CC2550-RTY1 Datasheet HTML 16Page - Texas Instruments CC2550-RTY1 Datasheet HTML 17Page - Texas Instruments CC2550-RTY1 Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 62 page
background image
CC2550
SWRS039B
Page 14 of 58
9
Configuration Software
CC2550 can be configured using the SmartRF®
Studio software ([4]). The SmartRF® Studio
software is highly recommended for obtaining
optimum register settings, and for evaluating
performance and functionality. A screenshot of
the SmartRF® Studio user interface for
CC2550
is shown in Figure 5.
After chip reset, all the registers have default
values as shown in the tables in Section 28.
The optimum register setting might differ from
the default value. After a reset all registers that
shall be different from the default value
therefore needs to be programmed through the
SPI interface.
Figure 5: SmartRF
® Studio [4] User Interface
10
4-wire Serial Configuration and Data Interface
CC2550 is configured via a simple 4-wire SPI-
compatible interface (SI, SO, SCLK and CSn)
where
CC2550 is the slave. This interface is
also used to write buffered data. All transfer on
the SPI interface are done most significant bit
first.
All transactions on the SPI interface start with
a header byte containing a R/W bit, a burst
access bit (B), and a 6-bit address (A5 – A0).
The CSn pin must be kept low during transfers
on the SPI bus. If CSn goes high during the
transfer of a header byte or during read/write
from/to a register, the transfer will be
cancelled. The timing for the address and data
transfer on the SPI interface is shown in Figure
6 with reference to Table 14.
When CSn is pulled low, the MCU must wait
until
CC2500 SO pin goes low before starting to
transfer the header byte. This indicates that
the crystal is running. Unless the chip was in
the SLEEP or XOFF states, the SO pin will
always go low immediately after taking CSn
low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com