数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AM263P4 数据表(PDF) 107 Page - Texas Instruments

部件名 AM263P4
功能描述  AM263Px Sitara™ Microcontrollers with Optional Flash-in-Package
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

AM263P4 数据表(HTML) 107 Page - Texas Instruments

Back Button AM263P4 Datasheet HTML 103Page - Texas Instruments AM263P4 Datasheet HTML 104Page - Texas Instruments AM263P4 Datasheet HTML 105Page - Texas Instruments AM263P4 Datasheet HTML 106Page - Texas Instruments AM263P4 Datasheet HTML 107Page - Texas Instruments AM263P4 Datasheet HTML 108Page - Texas Instruments AM263P4 Datasheet HTML 109Page - Texas Instruments AM263P4 Datasheet HTML 110Page - Texas Instruments AM263P4 Datasheet HTML 111Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 168 page
background image
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
FSIR_TD
M1
tskew(RX_CLK-TX_TDM_D)
Delay skew between FSIRXn_TDM_CLK
delay and FSIRXn_TDM_D[0:1]
–3
3
ns
FSIR_TD
M2
tskew(RX_CLK-
TX_TDM_CLK)
Delay time, FSIRXn_CLK input to
FSITXn_TDM_CLK output
2
12
ns
FSIR_TD
M3
tskew(RX_D0-TX_TDM_D0)
Delay time, FSIRXn_D0 input to
FSITXn_TDM_D0 output
2
12
ns
FSIR_TD
M4
tskew(RX_D1-TX_TDM_D1)
Delay time, FSIRXn_D1 input to
FSITXn_TDM_D1 output
2
12
ns
6.11.5.5.4 FSITX Switching Characteristics
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
FSIT1
tc(TX_CLK)
Cycle time, FSITXn_CLK
16.67
ns
FSIT2
tw(TX_CLK)
Pulse width, FSITXn_CLK low or
FSITXn_CLK high
0.5P(1) – 1
0.5P(1) + 1
ns
FSIT3
td(TX_CLK-TX_D)
Delay time, FSITXn_Dx valid after
FSITXn_CLK high or FSITXn_CLK low
0.25P(1) – 2
0.25P(1) + 2
ns
FSIT4
td(TXCLKL)
FSITXn_CLK delay compensation at
TX_DLYLINE_CTRL[TXCLK_DLY]=31
9.95
30
ns
FSIT5
td(TX_D0)
FSITXn_D0 delay compensation at
TX_DLYLINE_CTRL[TXCLK_DLY]=31
9.95
30
ns
FSIT6
td(TX_D1)
FSITXn_D1 delay compensation at
TX_DLYLINE_CTRL[TXCLK_DLY]=31
9.95
30
ns
FSIT7
td(TX_DELAY_ELEMENT)
Incremental delay of each delay line
element for FSITXn_CLK, FSITXn_D0, and
FSITXn_D1
0.3
1
ns
FSIT_TD
M1
tskew(TX_TDM_CLK-
TX_TDM_D)
Delay skew introduced between
FSITXn_TDM_CLK delay and
FSITXn_TDM_D[0:1] delays
–2.5
2.5
ns
FSIT_TD
M2
tskew(TX_TDM_CLK-
TX_CLK)
Delay time, FSITXn_TDM_CLK input to
FSITXn_CLK output
2
12
ns
FSIT_TD
M3
tskew(TX_TDM_D0-TX_D0)
Delay time, FSITXn_TDM_D0 input to
FSITXn_D0 output
2
12
ns
FSIT_TD
M4
tskew(TX_TDM_D1-TX_D1)
Delay time, FSITXn_TDM_D1 input to
FSITXn_D1 output
2
12
ns
(1)
P = tc(TX_CLK) = FSITX Interface clock period in ns.
FSI_TXn_CLK
FSIT2
FSIT1
FSIT3
FSI_TXn_D0
FSI_TXn_D1
FSIT2
FSIT1
Figure 6-22. FSI Switching Characteristics - FSI Mode
www.ti.com
AM263P4, AM263P2, AM263P4-Q1, AM263P2-Q1
SPRSP81D – OCTOBER 2023 – REVISED MAY 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
107
Product Folder Links: AM263P4 AM263P2 AM263P4-Q1 AM263P2-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com