| 数据搜索系统,热门电子元器件搜索 |
|
BQ40Z50-R2 数据表(PDF) 35 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
BQ40Z50-R2 数据表(HTML) 35 Page - Texas Instruments |
|
35 / 55 page ![]() <20 K VIL Figure 9-8. System Present Pull-Down Resistor Because the System Present signal is part of the pack connector interface to the outside world, it must be protected from external electrostatic discharge events. The PRES pin has integrated ESD protection to 2 kV. External protection can be added to support higher ESD protection requirements. The TPD1E10B06 single- channel ESD protection diode (U2) can protect the input up to 30 kV, and the R8 reduces the holding current to release the internal SCR in the event that it triggers. to Discharge FET Figure 9-9. System Present ESD and Short Protection 9.2.2.2.4 SMBus Communication The SMBus clock and data pins have integrated high-voltage ESD protection circuits; however, adding TPD1E10B06 ESD protection diodes (U4 and U5) and series resistors (R24 and R25) provides more robust ESD performance. www.ti.com BQ40Z50-R2 SLUSCS4C – JUNE 2017 – REVISED APRIL 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 35 Product Folder Links: BQ40Z50-R2 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |