数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7FLCD1 数据表(PDF) 91 Page - STMicroelectronics

部件名 ST7FLCD1
功能描述  8-bit MCU for LCD Monitors with 60 KBytes Flash,2 KBytes RAM, 2 DDC Ports and Infrared Controller
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7FLCD1 数据表(HTML) 91 Page - STMicroelectronics

Back Button ST7FLCD1 Datasheet HTML 87Page - STMicroelectronics ST7FLCD1 Datasheet HTML 88Page - STMicroelectronics ST7FLCD1 Datasheet HTML 89Page - STMicroelectronics ST7FLCD1 Datasheet HTML 90Page - STMicroelectronics ST7FLCD1 Datasheet HTML 91Page - STMicroelectronics ST7FLCD1 Datasheet HTML 92Page - STMicroelectronics ST7FLCD1 Datasheet HTML 93Page - STMicroelectronics ST7FLCD1 Datasheet HTML 94Page - STMicroelectronics ST7FLCD1 Datasheet HTML 95Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 91 / 95 page
background image
91/95
ST7FLCD1
Electrical Characteristics
17.7
I2C/DDC Bus Electrical Specifications
Note:
na = not applicable
Cb = capacitance of one bus in pF
17.8
I2C/DDC Bus Timings
Note:1. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to
bridge the undefined region of the falling edge of SCL.
Symbol
Parameter
Standard mode
Fast mode
Unit
Min.
Max.
Min.
Max.
VHYS
Hysteresis of Schmitt trigger inputs
Fixed input levels
VDD-related input levels
na
na
na
na
0.2
0.05 VDD
V
TSP
Pulse width of spikes which must be suppressed
by the input filter
na
na
0 ns
50 ns
ns
TOF
Output fall time from VIH min to VIL max with a
bus capacitance from 10 pF to 400 pF
with up to 3 mA sink current at VOL1
with up to 6 mA sink current at VOL2
na
250
na
20+0.1Cb
20+0.1Cb
250
250
ns
I
Input current each I/O pin with an input voltage
between 0.4V and 0.9 VDD max
- 10
10
-10
10
µA
C
Capacitance for each I/O pin
10
10
pF
Symbol
Parameter
Standard I2C
Fast I2C
Unit
Min.
Max.
Min.
Max.
tBUF
Bus free time between a STOP and START
condition
4.7
1.3
ms
tHD:STA
Hold time START condition. After this period, the
first clock pulse is generated
4.0
0.6
µs
tLOW
LOW period of the SCL clock
4.7
1.3
µs
tHIGH
HIGH period of the SCL clock
4.0
0.6
µs
tSU:STA
Set-up time for a repeated START condition
4.7
0.6
µs
tHD:DAT
Data hold time
0 (1)
0 (1)
0.9(2)
ns
tSU:DAT
Data set-up time
250
100
ns
tR
Rise time of both SDA and SCL signals
1000
20+0.1Cb
300
ns
tF
Fall time of both SDA and SCL signals
300
20+0.1Cb
300
ns
tSU:STO
Set-up time for STOP condition
4.0
0.6
ns
Cb
Capacitive load for each bus line
400
400
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com