ST7FLCD1 datasheet(48/95 Pages) STMICROELECTRONICS

48 / 95 page

PWM Generator

ST7FLCD1

48/95

This register adjusts the PWM frequency (setting the PWM duty cycle resolution) for outputs

PWM[3:0].

CONTROL REGISTER B (PWMCRB)

Read/Write

Reset Value: 0000 0000 (00h)

Bits [7:6] = Reserved. Forced by hardware to 0.

Bits [5:4] = OE[5:4] PWM Output Enable.

These bits are set and cleared by software. They enable or disable the PWM output channels

independently acting on the corresponding I/O pin.

the PWM pin is a general I/O.

the PWM pin is driven by the PWM peripheral.

Bits [3:2] = Reserved. Forced by hardware to 0.

Bit [1:0] = OP[5:4] PWM Output Polarity.

These bits are set and cleared by software. They independently select the polarity of the 4 PWM

output signals.

positive polarity.

negative polarity.

Note:

When an OPx bit is modified, the PWMx output signal is immediately reversed.

AUTO-RELOAD REGISTER B (PWMARRB)

Read/Write

Reset Value: 1111 1111 (FFh)

Bits [7:0] = AR [7:0] Counter Auto-Reload Data.

These bits are set and cleared by software. They are used to hold the auto-reload value which is

automatically loaded in the counter when an overflow occurs. Writing in this register reload the

PWM counter to ARR B value. At the same time, the PWM output levels are changed according to

the corresponding OPx bit in the PWMCR register.

This register adjusts the PWM frequency (by setting the PWM duty cycle resolution) for outputs

PWM[5:4].

765

432

OE5

OE4

OP5

OP4

765

432

AR73

AR6

AR5

AR4

AR3

AR2

AR1

AR0

ST7FLCD1 数据表(PDF) 48 Page - STMicroelectronics

ST7FLCD1 数据表(HTML) 48 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

数据表下载