ST7FLCD1 datasheet(39/95 Pages) STMICROELECTRONICS

39 / 95 page

39/95

ST7FLCD1

I/O Ports

7.4

Port B

Each Port B bit can be used as the Analog source to the Analog-to-Digital Converter.

Only one I/O line at a time must be configured as an analog input. Pins levels are all limited to 5V.

All unused I/O lines should be tied to an appropriate logic level (either VDD or VSS).

Since ADC and microprocessor are on the same chip and if high precision is required, the user

should not switch heavily loaded signals during conversion. Such switching will affect the supply

voltages used as analog references. The conversion accuracy depends on the quality of power

supplies (VDD and VSS). The user must take special care to ensure that a well regulated reference

voltage is present on pins VDD and VSS (power supply variations must be less than 3.3 V/ms). This

implies, in particular, that a suitable decoupling capacitor is used at pin VDD.

Table 12: Port B Description

PORT B

I / O

Alternate Function

Input1

1. Reset state.

Output

Signal

Condition

PB0

with Weak Pull-up

when Digital Input

Push-pull

Analog Input

(ADC):AIN0

ADON = 1 & CH[1:0] = 00 (ADCCSR)

PB1

with Weak Pull-up

when Digital Input

Push-pull

Analog Input

(ADC) AIN1

ADON = 1 & CH[1:0] = 01 (ADCCSR)

PB2

with Weak Pull-up

when Digital Input

Push-pull

Analog Input

(ADC) AIN2

ADON = 1 & CH[1:0] = 10 (ADCCSR)

PB3

with Weak Pull-up

when Digital Input

Push-pull

Analog Input

(ADC) AIN3/ IFR

ADON = 1 & CH[1:0] = 11 (ADCCSR) for analog

input. In this case, IFR is disabled.

Figure 19: Port B [2:0]

DR SEL

DDR SEL

Analog

switch

Analog enable

(ADC)

TTL Schmitt Trigger

DDR

latch

VDD

Analog enable

(ADC)

PAD

ST7FLCD1 数据表(PDF) 39 Page - STMicroelectronics

ST7FLCD1 数据表(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

数据表下载

链接网址

ST7FLCD1 数据表(PDF) 39 Page - STMicroelectronics

ST7FLCD1 数据表(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

数据表 下载

链接网址

数据表下载