数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7FOXK2 数据表(PDF) 97 Page - STMicroelectronics

部件名 ST7FOXK2
功能描述  8-bit MCU with single voltage Flash memory, SPI, I²C, ADC, timers
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7FOXK2 数据表(HTML) 97 Page - STMicroelectronics

Back Button ST7FOXK2 Datasheet HTML 93Page - STMicroelectronics ST7FOXK2 Datasheet HTML 94Page - STMicroelectronics ST7FOXK2 Datasheet HTML 95Page - STMicroelectronics ST7FOXK2 Datasheet HTML 96Page - STMicroelectronics ST7FOXK2 Datasheet HTML 97Page - STMicroelectronics ST7FOXK2 Datasheet HTML 98Page - STMicroelectronics ST7FOXK2 Datasheet HTML 99Page - STMicroelectronics ST7FOXK2 Datasheet HTML 100Page - STMicroelectronics ST7FOXK2 Datasheet HTML 101Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 226 page
background image
ST7FOXF1, ST7FOXK1, ST7FOXK2
On-chip peripherals
97/226
Force update
In order not to wait for the counterx overflow to load the value into active DCRx registers, a
programmable counterx overflow is provided. For both counters, a separate bit is provided
which when set, make the counters start with the overflow value, i.e. FFFh. After overflow,
the counters start counting from their respective auto reload register values.
These bits are FORCE1 and FORCE2 in the ATCSR2 register. FORCE1 is used to force an
overflow on Counter 1 and, FORCE2 is used for Counter 2. These bits are set by software
and reset by hardware after the respective counter overflow event has occurred.
This feature can be used at any time. All related features such as PWM generation, Output
Compare, Input Capture, One-pulse (refer to Figure 50: Dynamic DCR2/3 update in one
pulse mode) etc. can be used this way.
Figure 51.
Force overflow timing diagram
10.2.4
Low power modes
10.2.5
Interrupts
Note:
The AT4 IC is connected to an interrupt vector. The OVF event is mapped on a separate
vector (see Interrupts chapter).
They generate an interrupt if the enable bit is set in the ATCSR register and the interrupt
mask in the CC register is reset (RIM instruction).
FFF
ARRx
E04
E03
fCNTRx
CNTRx
FORCEx
FORCE2 FORCE1
ATCSR2 register
Table 35.
Effect of low power modes on autoreload timer
Mode
Description
Wait
No effect on AT timer
Halt
AT timer halted.
Table 36.
Description of interrupt events
Interrupt Event
Event
Flag
Enable
Control bit
Exit from
Wait
Exit from
Halt
Exit from
Active-Halt
Overflow Event
OVF1
OVIE1
Yes
No
Yes
AT4 IC Event
ICF
ICIE
Yes
No
No
Overflow Event2
OVF2
OVIE2
Yes
No
No



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com