ST7FOXK2 datasheet(40/226 Pages) STMICROELECTRONICS

40 / 226 page

Supply, reset and clock management

ST7FOXF1, ST7FOXK1, ST7FOXK2

40/226

6.3

Reset sequence manager (RSM)

6.3.1

Introduction

The reset sequence manager includes three RESET sources as shown in Figure 14:

●

External RESET source pulse

●

Internal LVD RESET (Low Voltage Detection)

●

Internal WATCHDOG RESET

Note:

A reset can also be triggered following the detection of an illegal opcode or prebyte code.

Refer to Section 11.2.1 on page 184 for further details.

These sources act on the RESET pin and it is always kept low during the delay phase.

The RESET service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory

mapping.

The basic RESET sequence consists of 3 phases as shown in Figure 13:

●

Active Phase depending on the RESET source

●

256 or 4096 CPU clock cycle delay (see Table 13)

Caution:

When the ST7 is unprogrammed or fully erased, the Flash is blank and the Reset vector is

not programmed. For this reason, it is recommended to keep the RESET pin in low state

until programming mode is entered, in order to avoid unwanted behavior.

The 256 or 4096 CPU clock cycle delay allows the oscillator to stabilize and ensures that

recovery has taken place from the Reset state. The shorter or longer clock cycle delay is

automatically selected depending on the clock source chosen by option byte.

The Reset vector fetch phase duration is 2 clock cycles.

Table 8.

ST7 clock sources

Hardware configuration

OSC1

OSC2

LOAD

CAPACITORS

ST7

CL2

CL1

OSC1

OSC2

ST7

ST7FOXK2 数据表(PDF) 40 Page - STMicroelectronics

ST7FOXK2 数据表(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载