ST7FOXK2 datasheet(209/226 Pages) STMICROELECTRONICS

209 / 226 page

ST7FOXF1, ST7FOXK1, ST7FOXK2

Electrical characteristics

209/226

12.11

10-bit ADC characteristics

Subject to general operating condition for VDD, fOSC, and TA unless otherwise specified.

Figure 91.

Typical application with ADC

Table 90.

ADC characteristics

Symbol

Parameter

Conditions

Min

Typ(1)

Max

Unit

fADC

ADC clock frequency

MHz

VAIN

Conversion voltage range

VSSA

VDDA

RAIN

External input resistor

VDD = 5 V, fADC = 4 MHz

8k(2)

Ω

4.5 V

≤ V

DD ≤ 5.5 V, fADC = 2 MHz

10k(2)

CADC

Internal sample and hold

capacitor

6pF

tSTAB

Stabilization time after ADC

enable

CPU = 8 MHz, fADC = 4 MHz

0(3)

µs

tADC

Conversion time (Sample+Hold)

3.5

- Sample capacitor loading time

- Hold conversion time

1/fADC

Unless otherwise specified, typical data are based on TA = 25 °C and VDD-VSS = 5 V. They are given only as design

guidelines and are not tested.

Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than the maximum

value). Data guaranteed by Design, not tested in production.

The stabilization time of the A/D converter is masked by the first tLOAD. The first conversion after the enable is then always

valid.

AINx

ST7xxx

VDD

±1

µA

0.6 V

CADC

VAIN

RAIN

10-Bit A/D

Conversion

ST7FOXK2 数据表(PDF) 209 Page - STMicroelectronics

ST7FOXK2 数据表(HTML) 209 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载