数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RZ/G2UL 数据表(PDF) 3 Page - Renesas Technology Corp

部件名 RZ/G2UL
功能描述  RZ 32 & 64-bit MPUs, RZ/G Series
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

RZ/G2UL 数据表(HTML) 3 Page - Renesas Technology Corp

  RZ/G2UL Datasheet HTML 1Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 2Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 3Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 4Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 5Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 6Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 7Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 8Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 67 page
background image
RZ/G2UL Group
1. Overview
R01DS0486EJ0110 Rev.1.10
Page 3 of 67
Jun 16, 2025
1.1.2
CPU Peripheral
Item
Description
Clock Pulse Generator
(CPG)
[RZ/G2UL (Type-1) RZ/G2UL (Type-2)]
● Generates the clocks from external clock (EXCLK 24 MHz).
Maximum Arm Cortex-A55 clock: 1.0 GHz
Maximum Arm Cortex-M33 clock: 200 MHz
Maximum DDR clock: 666 MHz (DDR3L-1333), 800 MHz (DDR4-1600)
Maximum AXI-bus clock: 200 MHz
Maximum APB-bus clock: 100 MHz
● SSC (Spread Spectrum Clock) supported
Direct Memory Access Controller
(DMAC)
[RZ/G2UL (Type-1) RZ/G2UL (Type-2)]
● 2 modules, 16 channels per module
● Transfer request: On-chip peripheral request / auto request (software trigger)
● A specific DMA transfer interval can be specified to adjust the bus occupancy.
● LINK mode (DMA transfer under descriptor control) supported
● Transfer information can be automatically reloaded
Interrupt Controller
[RZ/G2UL (Type-1) RZ/G2UL (Type-2)]
● Arm® CoreLink™ Generic Interrupt Controller (GIC-600) for Arm Cortex-A55
● Nested Vectored Interrupt Controller (NVIC) for Arm Cortex-M33
● External Interrupt pins (NMI, IRQ7 to IRQ0, TINT31-0)
● On-chip peripheral Interrupts: Priority level set for each module
Message Handling Unit
(MHU)
[RZ/G2UL (Type-1) RZ/G2UL (Type-2)]
● Message handling function between Arm Cortex-A55 and Arm Cortex-M33
● Assert interrupt to inform message and response from/to Arm Cortex-A55, Cortex-M33
General-purpose I/O
(GPIO)
[RZ/G2UL (Type-1) RZ/G2UL (Type-2)]
● General-purpose I/O ports
Thermal Sensor Unit
(TSU)
[RZ/G2UL (Type-1) RZ/G2UL (Type-2)]
● 1 channel
1.1.3
Internal Memory
Item
Description
On-chip RAM
[RZ/G2UL (Type-1) RZ/G2UL (Type-2)]
● RAM of 128 Kbytes (ECC)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com