RZSLASHG2UL datasheet(39/67 Pages) RENESAS

39 / 67 page

RZ/G2UL Group

3. Electrical Characteristics

R01DS0486EJ0110 Rev.1.10

Page 39 of 67

Jun 16, 2025

3.5.6.2

Ethernet-IF (Ether RGMII)

Table 3.33

Ethernet-IF Access Timing (Ether RGMII)

Item

Symbol

Min.

Typ.

Max.

Unit

capaci-

tance

Remarks Figures

Ether

RGMII

Data to clock output skew @

transmitter

TskewT

−500

500

8 pF

Tx RGMII

Figure

3.20

Data to clock input skew @

receiver

TskewR

1.8

2.6

8 pF

Data to clock output setup @

transmitter integrated delay

TsetupT

1.2

2.0

—

8 pF

RGMII-ID

Figure

3.21

Clock to data output hold @

transmitter integrated delay

TholdT

1.2

2.0

—

8 pF

Data to clock input setup setup

@ receiver integrated delay

TsetupR

1.0

2.0

—

8 pF

RGMII-ID

Figure

3.21

Data to clock input setup hold

@ receiver integrated delay

TholdR

1.0

2.0

—

8 pF

Clock cycle duration*1

Tcyc

7.2

8.8

8 pF

—

Duty cycle for gigabit

Duty_G

8 pF

Duty cycle for 10/100T

Duty_T

8 pF

Rise/fall time (20-80%)

Tr/Tf

—

0.75

8 pF

Note 1.

For 10 Mbps and 100 Mbps, Tcyc will scale to 400ns ±40ns and 40ns ±4ns respectively.

RZ/G2UL 数据表(PDF) 39 Page - Renesas Technology Corp

RZ/G2UL 数据表(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载

链接网址

RZ/G2UL 数据表(PDF) 39 Page - Renesas Technology Corp

RZ/G2UL 数据表(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表 下载

链接网址

数据表下载