| 数据搜索系统,热门电子元器件搜索 |
|
RZ/G2UL 数据表(PDF) 30 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RZ/G2UL 数据表(HTML) 30 Page - Renesas Technology Corp |
|
30 / 67 page ![]() RZ/G2UL Group 3. Electrical Characteristics R01DS0486EJ0110 Rev.1.10 Page 30 of 67 Jun 16, 2025 3.5.3 eMMC Access Timing 3.5.3.1 eMMC Host Interface Timing (Default) Table 3.22 eMMC Host Interface Timing (MMC Default 3.3-V Power Supply) Item Symbol Min. Max. Unit Figures SD0_CLK clock cycle tMMCPP 40.00 — ns Figure 3.9 SD0_CLK clock high level width tMMCWH 18.50 — ns SD0_CLK clock low level width tMMCWL 18.50 — ns SD0_CLK clock rise time tMMCLH — 3 ns SD0_CLK clock fall time tMMCHL — 3 ns SD0_CMD/SDDAT output delay tMMCODLY −4.50 4.0 ns SD0_CMD/SDDAT input set up time tMMCISU 5.5 — ns SD0_CMD/SDDAT input hold time tMMCIH 2.0 — ns SD0_CMD/SDDAT input data width tMMCIDW — — ns Table 3.23 eMMC Host Interface Timing (MMC Default 1.8-V Power Supply) Item Symbol Min. Max. Unit Figures SD0_CLK clock cycle tMMCPP 40.00 — ns Figure 3.9 SD0_CLK clock high level width tMMCWH 19.25 — ns SD0_CLK clock low level width tMMCWL 19.25 — ns SD0_CLK clock rise time tMMCLH — 2.45 ns SD0_CLK clock fall time tMMCHL — 2.45 ns SD0_CMD/SDDAT output delay tMMCODLY −2.00 2.50 ns SD0_CMD/SDDAT input set up time tMMCISU 4.00 — ns SD0_CMD/SDDAT input hold time tMMCIH 1.40 — ns SD0_CMD/SDDAT input data width tMMCIDW — — ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |