数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RZ/G2UL 数据表(PDF) 59 Page - Renesas Technology Corp

部件名 RZ/G2UL
功能描述  RZ 32 & 64-bit MPUs, RZ/G Series
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

RZ/G2UL 数据表(HTML) 59 Page - Renesas Technology Corp

Back Button RZ/G2UL Datasheet HTML 55Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 56Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 57Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 58Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 59Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 60Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 61Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 62Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 63Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 67 page
background image
RZ/G2UL Group
3. Electrical Characteristics
R01DS0486EJ0110 Rev.1.10
Page 59 of 67
Jun 16, 2025
3.5.17
Renesas Serial Peripheral Interface (RSPI) Access Timing
Table 3.44
Renesas Serial Peripheral Interface Timing
Item
Symbol
Min.
Max.
Unit
Figure
RSPCK clock cycle
Master
tSPcyc
2
4096
tp1cyc*1
Figure 3.45
Slave
8
4096
RSPCK clock high pulse width
Master
tSPCKWH
0.4
tSPcyc*1
Slave
0.4
RSPCK clock low pulse width
Master
tSPCKWL
0.4
tSPcyc*1
Slave
0.4
Data input setup time
Master
tSU
10
ns
Figure 3.46 to
Figure 3.49
Slave
0
tp1cyc*1
Data input hold time
Master
tH
0
ns
Slave
4
tp1cyc*1
SSL setup time
Master
tLEAD
1 × tSPcyc − 20
8 × tSPcyc
ns
Slave
4
tp1cyc*1
SSL hold time
Master
tLAG
1 × tSPcyc
8 × tSPcyc + 20
ns
Slave
4
tp1cyc*1
Data output delay time
Master
tOD
19
ns
Slave
4
tp1cyc*1
Data output hold time
Master
tOH
5
ns
Slave
2
tp1cyc*1
Continuous transmission delay time
Master
tTD
1 × tSPcyc + 2 × tcyc 8 × tSPcyc + 2 × tcyc ns
Slave
4 × tcyc
Slave access time
tSA
4
tp1cyc*1
Figure 3.48,
Figure 3.49
Slave out release time
tREL
3
tp1cyc*1
Note: AC access timing condition: drive ability 12mA, output load 30pF, slew rate = fast
Note 1.
tp1cyc indicates peripheral clock means RSPIn_CLKB (P0ϕ) (0 to 2).
RSPIn_CK
slave select input
tSPCKWH
RSPIn_CK
master select output
tSPCKWL
tSPcyc
VIL
VIH
VIH
VIL
tSPCKWH
tSPCKWL
tSPcyc
VOL
VOH
VOH
VOL
Note: n = 0 to 2
Figure 3.45
Clock Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com