数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM78P468NBQS/NBQJ 数据表(PDF) 40 Page - ELAN Microelectronics Corp

部件名 EM78P468NBQS/NBQJ
功能描述  8-Bit Microcontroller
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EMC [ELAN Microelectronics Corp]
网页  http://www.emc.com.tw
标志 EMC - ELAN Microelectronics Corp

EM78P468NBQS/NBQJ 数据表(HTML) 40 Page - ELAN Microelectronics Corp

Back Button EM78P468NBQS/NBQJ Datasheet HTML 36Page - ELAN Microelectronics Corp EM78P468NBQS/NBQJ Datasheet HTML 37Page - ELAN Microelectronics Corp EM78P468NBQS/NBQJ Datasheet HTML 38Page - ELAN Microelectronics Corp EM78P468NBQS/NBQJ Datasheet HTML 39Page - ELAN Microelectronics Corp EM78P468NBQS/NBQJ Datasheet HTML 40Page - ELAN Microelectronics Corp EM78P468NBQS/NBQJ Datasheet HTML 41Page - ELAN Microelectronics Corp EM78P468NBQS/NBQJ Datasheet HTML 42Page - ELAN Microelectronics Corp EM78P468NBQS/NBQJ Datasheet HTML 43Page - ELAN Microelectronics Corp EM78P468NBQS/NBQJ Datasheet HTML 44Page - ELAN Microelectronics Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 82 page
background image
EM78P468N/L
8-Bit Microcontroller
34
Product Specification (V1.6) 12.31.2007
(This specification is subject to change without further notice)
6.8 Interrupt
This LSI has eight interrupt sources as listed below:
TCC overflow interrupt.
External interrupt P5.4/INT0 pin
External interrupt P5.5/INT1 pin
Counter 1 underflow interrupt
Counter 2 underflow interrupt
High-pulse width timer underflow interrupt
Low-pulse width timer underflow interrupt
Port 6, Port 8 input status change wake-up
This IC has internal interrupts which are falling edge triggered or as follows:
TCC timer overflow interrupt
Four 8-bits down counter/timer underflow interrupt
If these interrupt sources change signal from high to low, the RF register will generate a
“1” flag to the corresponding register if the IOCF0 register is enabled.
RF is the interrupt status register. It records the interrupt request in flag bit. IOCF0 is
the interrupt mask register. Global interrupt is enabled by ENI instruction and disabled
by DISI instruction. When one of the interrupts (when enabled) is generated, it will
cause the next instruction to be fetch from address 0003H~0018H according to
interrupt source.
With this LSI, each individual interrupt source has its own interrupt vector as depicted in
Table 3. Before the interrupt subroutine is executed, the contents of the ACC and the
R3 register are initially saved by the hardware. After the interrupt service routine is
completed, the ACC and R3 are restored. The existing interrupt service routine does
not allow other interrupt service routine to be executed. Hence, if other interrupts occur
while an existing interrupt service routine is being executed, the hardware will save the
later interrupts. Only after the existing interrupt service routine is completed that the
next interrupt service routine is executed.
Fig. 6-13 Interrupt Back-up Diagram
ACC
R3
STACKACC
STACKR3
Interrupt Source
ENI / DISI
Interrupt
Occurs
RETI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com