| 数据搜索系统,热门电子元器件搜索 |
|
EM78P468NBQS/NBQJ 数据表(PDF) 13 Page - ELAN Microelectronics Corp |
|
|
|||||||||||||||||||||||||||||
EM78P468NBQS/NBQJ 数据表(HTML) 13 Page - ELAN Microelectronics Corp |
|
13 / 82 page ![]() EM78P468N/L 8-Bit Microcontroller Product Specification (V1.6) 12.31.2007 • 7 (This specification is subject to change without further notice) A11 A10 A9 A8 A7 ~ A0 R3 CALL RET RETL RETI 00 PAGE0 0000~03FF 01 PAGE1 0400~07FF 10 PAGE2 0800~0BFF 11 PAGE3 0C00~0FFF PC STACK LEVEL1 STACK LEVEL2 STACK LEVEL3 STACK LEVEL4 STACK LEVEL5 STACK LEVEL6 STACK LEVEL7 STACK LEVEL8 Resetvector 000H TCC ov erf lowinterrupt v ector 003H Exteral INT0 pininterrupt v ector 006H Exteral INT1 pininterrupt v ector Counter 1 underf low interrupt v ector Counter 2 underf low interrupt v ector high pulse width timer underf low interrupt v ector low pulse width timer underf low interrupt v ector Port 6,Port8 pin change wake-up interrupt v ector 009H 00CH 00FH 012H 015H 018H On-ChipProgrammemory FFFH Fig 6-1 Program Counter Organization ADDRESS 0 1 0 0 0 3 0 2 0 5 0 4 0 7 0 6 0 9 0 8 0 B 0 A 0 D 0 C 0 F 0 E IAR (Indirect Addressing Register) TCC (Time Clock Counter) PC (Program Counter) SR (Status Register) RSR (RAM select register) PORT5 (Port 5 & IOCPAGE Control) PORT6 (Port6 I/O data register) PORT7 (Port7 I/O data register) PORT8 (Port8 I/O data register) LCDCR (LCD control register) LCD_ADDR (LCD address) LCD_DB (LCD data buffer) CNTER (Counter enable register) SBPCR (System, Booster , PLL control) IRCR (IR, Pin of IR;INT0/1;TCC control) ISR (interrupt status register) 16 byte common register 1 0 1 F bank 0 ~ bank 3 32 byte common register | 2 0 3 F | P5CR (Port5 I/O & LCD segment control) P6CR (Port6 I/O control register) P7CR (Port7 I/O control register) P8CR (Port8 I/O control register) RAM_ADDR (128 byte RAM address) RAM_DB (128 byte RAM data buffer) CNT1PR (Counter 1 preset register) CNT2PR (Counter 2 preset register) HPWTPR (High-pulse width timer preset) LPWTPR (Low-pulse width timer preset) IMR (interrupt mask register) 128 byte data RAM LCD RAM 4*32 bits R5 bit 0 -> 0 controlregister page 0 R5 bit 0 -> 1 controlregister page 1 CNT12CR (Counter 1,2 control register) P6PH (Port 6 pull-high control register) P6OD (Port 6 open drain control register) P8PH (Port 8 pull-high control register) P6PL (Port 6 pull-low control register) WUCR (Wake up & P5.7 sink current) TCCCR (TCC &INT0 control register) WDTCR (WDT control register) HLPWTCR (high/low pulse width timer control) Fig. 6-2 Data Memory Configuration |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |