ST63142 datasheet(20/86 Pages) STMICROELECTRONICS

20 / 86 page

Additional Notes on Parallel Mode. If the user

wants to perform a parallel programming the first

action should be the set to one the PE bit; from this

moment the first time the EEPROM will be ad-

dressed in writing, the ROW address will be

latched and it will be possible to change it only at

the end of the programming procedure or by reset-

ting PE without programming the EEPROM. After

the ROW address latching the Core can “see” just

one EEPROM row (the selected one) and any at-

tempt to write or read other rows will produce er-

rors. Do not read the EEPROM while PE is set.

As soon as PE bit is set, the 8 volatile ROW latches

are cleared. From this moment the user can load

data in the whole ROW or just in a subset. PS set-

ting will modify the EEPROM registers correspond-

ing to the ROW latches accessed after PE. For

example, if the software sets PE and accesses

EEPROM in writing at addresses 18h,1Ah,1Bh

and then sets PS, these three registers will be

modified at the same time; the remaining bytes will

have no particular content. Note that PE is inter-

nally reset at the end of the programming proce-

dure. This implies that the user must set PE bit

between two parallel programming procedures.

Anyway the user can set and then reset PE without

performing any EEPROM programming. PS is a

set only bit and is internally reset at the end of the

programming procedure. Note that if the user tries

to set PS while PE is not set there will not be any

programming procedure and the PS bit will be un-

affected. Consequently PS bit can not be set if EN

is low. PS can be affected by the user set if, and

only if, EN and PE bits are also set to one.

STACK SPACE

The stack space consists of six 12 bit registers that

are used for stacking subroutine and interrupt re-

turn addresses plus the current program counter

MEMORY SPACES (Continued)

INTERRUPT

The ST631xx Core can manage 4 different mask-

able interrupt sources, plus one non-maskable in-

terrupt source (top priority level interrupt). Each

source is associated with a particular interrupt vec-

tor that contains a Jump instruction to the related

interrupt service routine. Each vector is located in

the Program Space at a particular address (see

Table 6). When a source provides an interrupt re-

quest, and the request processing is also enabled

by the ST631xx Core, then the PC register is

loaded with the address of the interrupt vector (i.e.

of the Jump instruction). Finally, the PC is loaded

with the address of the Jump instruction and the in-

terrupt routine is processed.

The relationship between vector and source and

the associated priority is hardware fixed for the dif-

ferent ST631xx devices. For some interrupt

sources it is also possible to select by software the

kind of event that will generate the interrupt.

All interrupts can be disabled by writing to the GEN

bit (global interrupt enable) of the interrupt option

non maskable interrupt mode, so no interrupts will

be accepted and NMI flags will be used, until a

RETI instruction is executed. If an interrupt is exe-

cuted, one special cycle is made by the core, dur-

ing that the PC is set to the related interrupt vector

address. A jump instruction at this address has to

redirect program execution to the beginning of the

related interrupt routine. The interrupt detecting cy-

cle, also resets the related interrupt flag (not avail-

able to the user), so that another interrupt can be

stored for this current vector, while its driver is un-

der execution.

If additional interrupts arrive from the same source,

they will be lost. NMI can interrupt other interrupt

routines at any time, while other interrupts cannot

interrupt each other. If more than one interrupt is

waiting for service, they are executed according to

their priority. The lower the number, the higher the

priority. Priority is, therefore, fixed. Interrupts are

checked during the last cycle of an instruction

(RETI included). Level sensitive interrupts have to

be valid during this period.

ST63140,142,126,156

16/82

ST63142 数据表(PDF) 20 Page - STMicroelectronics

ST63142 数据表(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载