ST63142 datasheet(33/86 Pages) STMICROELECTRONICS

33 / 86 page

PS2

PS1

PS0

Divided By

016

132

064

128

Table 9. Prescaler Division Factors

TSCR

Timer 1&2 Status Control

D4h Timer 1, DCh Timer 2,

Read/ Write

D7 D6 D5 D4 D3 D2 D1 D0

PS0 = Prescaler Mux. Select

PS1 = Prescaler Mux. Select

PS2 = Prescaler Mux. Select

PSI = Prescaler Initialize Bit

D4 = Timers Enable Bit

D5 = Timers Enable Bit

ETI = Enable Timer Inte rrupt

TMZ = Timer Zero Bit

* Only Available in TSCR1

Figure 30. Timer Status Control Registers

TIMERS (Continued)

TCR

Timer Counter 1&2 Register

D3h Timer 1, DBh Timer 2, Read/ Write

D7 D6 D5 D4 D3 D2 D1 D0

D7 - D0 = Counter bits

Figure 31. Timer Counter Registers

PSC

TimerPrescaler 1&2 Register

D2h Timer 1, DAh Timer 2, Read/ Write

D7 D6 D5 D4 D3 D2 D1 D0

D6 - D0 = Prescaler bits

Always read as “0”

Figure 32. Timer Counter Registers

TMZ. Low-to-high transition indicates that the timer

count register has decrement to zero. This bit must

be cleared by user software before to start with a

new count.

ETI. This bit, when set, enables the timer interrupt

(vector #3 for Timer 1, vector #4 for Timer 2) request.

If ETI=0 the timer interrupt is disabled. If ETI= 1 and

TMZ= 1 an interrupt request is generated.

D5. This is the timers enable bit D5. It must be

cleared to 0 together with a set to 1 of bit D4 to en-

able both Timer 1 and Timer 2 functions. It is not

implemented on TSCR2 register.

D4. This is the timers enable bit D4. This bit must

be set to 1 together with a clear to 0 of bit D5 to en-

able both Timer 1 and Timer 2 functions. It is not

implemented on TSCR2 register.

Timers

Disabled

Enabled

Reserved

PSI. Used to initialize the prescaler and inhibit its

countingwhile PSI = 0 the prescaler is set to 7Fh and

the counter is inhibited. When PSI = 1 the prescaler

is enabled to count downwards. As long as PSI= 0

both counter and prescaler are not running.

PS2-PS0. These bits select the division ratio of the

prescaler register (see Table 9)

The TSCR1 and TSCR2 registers are cleared on

reset. The correct D4-D5 combination must be

written in TSCR1 by user’s software to enable the

operation of Timer 1 and Timer 2.

ST63140,142,126,156

29/82

ST63142 数据表(PDF) 33 Page - STMicroelectronics

ST63142 数据表(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载

链接网址

ST63142 数据表(PDF) 33 Page - STMicroelectronics

ST63142 数据表(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表 下载

链接网址

数据表下载