数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST63142 数据表(PDF) 23 Page - STMicroelectronics

部件名 ST63142
功能描述  8-BIT HCMOS MCUs FOR TV FREQUENCY & VOLTAGE SYNTHESIS WITH OSD
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST63142 数据表(HTML) 23 Page - STMicroelectronics

Back Button ST63142 Datasheet HTML 19Page - STMicroelectronics ST63142 Datasheet HTML 20Page - STMicroelectronics ST63142 Datasheet HTML 21Page - STMicroelectronics ST63142 Datasheet HTML 22Page - STMicroelectronics ST63142 Datasheet HTML 23Page - STMicroelectronics ST63142 Datasheet HTML 24Page - STMicroelectronics ST63142 Datasheet HTML 25Page - STMicroelectronics ST63142 Datasheet HTML 26Page - STMicroelectronics ST63142 Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 86 page
background image
INTERRUPT (Continued)
VSYNC Interrupt (#2). The VSYNC Interrupt is
connected to the interrupt #2. When disabled the
VSYNC INT signal is low. Bit 5 of the interrupt op-
tion register C8h is used to select the negative
edge (ES2=0) or the positive edge (ES2=1); the
edge willdepend on the application. Note that once
an edge has been latched, then the only way to re-
move the latched signal is to service the interrupt.
Care must be taken not to generate spurious inter-
rupts. This interrupt may be used for synchronize
to the VSYNC signal in order to change characters
in the OSD only when the screen is on vertical
blanking (if desired). This method may also be
used to blink characters.
TIMER 1 Interrupt (#3). The TIMER 1 Interrupt is
connected to the fourth interrupt #3 (0FF2h) which
detects a low level (latched in the timer).
TIMER 2 Interrupt (#4). The TIMER 2 Interrupt is
connected to the fifth interrupt #4 (0FF0h) which
detects a high to low level (latched in the timer).
Notes: Global disable does not reset edge sensi-
tive interrupt flags. These edge sensitive interrupts
become pending again when global disabling is re-
leased. Moreover, edge sensitive interrupts are
stored in the related flags also when interrupts are
globally disabled, unless each edge sensitive inter-
rupt is also individually disabled before the inter-
rupting event happens. Global disable is done by
clearing the GEN bit of Interrupt option register,
while any individual disable is done in the control
register of the peripheral. The on-chip Timer pe-
ripherals have an interrupt request flag bit (TMZ),
this bit is set to one when the device wants to gen-
erate an interrupt request and a mask bit (ETI) that
must be set to one to allow the transfer of the flag
bit to the Core.
®
ST63140,142,126,156
19/82



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com