ST72141K2 datasheet(68/132 Pages) STMICROELECTRONICS

68 / 132 page

ST72141K

68/132

MOTOR CONTROLLER (Cont’d)

INTERRUPT MASK REGISTER (MIMR)

Read/Write (except bits 7:6)

Reset Value: 0000 0000 (00h)

Bit 7 = HST:

Hysteresis Comparator Value.

This read only bit contains the hysteresis compa-

rator output.

0: Demagnetisation/BEMF comparator is under

VREF

1: Demagnetisation/BEMF comparator is above

VREF

Bit 6 = CL:

Current Loop Comparator Value.

This read only bit contains the current loop compa-

rator output value.

0: Current detect voltage is under VCREF

1: Current detect voltage is above VCREF

Bit 5 = RIM:

Ratio update Interrupt Mask bit.

0: Ratio update interrupts (R+ and R-) disabled

1: Ratio update interrupts (R+ and R-) enabled

Bit 4 = OIM:

Multiplier Overflow Interrupt Mask bit.

0: Multiplier Overflow interrupt disabled

1: Multiplier Overflow interrupt enabled

Bit 3 = EIM:

Emergency stop Interrupt Mask bit.

0: Emergency stop interrupt disabled

1: Emergency stop interrupt enabled

Bit 2 = ZIM:

Back EMF Zero-crossing Interrupt

Mask bit.

0: BEMF Zero-crossing Interrupt disabled

1: BEMF Zero-crossing Interrupt enabled

Bit 1 = DIM:

End of Demagnetization Interrupt

Mask bit.

0: End of Demagnetization interrupt disabled

1: End of Demagnetization interrupt enabled if the

HDM or SDM bit in the MCRB register is set

Bit 0 = CIM:

Commutation Interrupt Mask bit

0: Commutation Interrupt disabled

1: Commutation Interrupt enabled

INTERRUPT STATUS REGISTER (MISR)

Read/Write

Reset Value: 0000 0000 (00h)

Bit 7 = Reserved. Forced by hardware to 0.

Bit 6 = RPI:

Ratio Increment interrupt flag.

Autoswitched mode (SWA bit =0):

0: No R+ interrupt pending

1: R+ Interrupt pending

Switched mode (SWA bit =1):

0: No R+ action

1: The hardware will increment the ST[3:0] bits

when the next commutation occurs and shift all

timer registers right.

Bit 5 = RMI:

Ratio Decrement interrupt flag.

Autoswitched mode (SWA bit =0):

0: No R- interrupt pending

1: R- Interrupt pending

Switched mode (SWA bit =1):

0: No R- action

1: The hardware will decrement the ST[3:0] bits

when the next commutation occurs and shift all

timer registers left.

Bit 4 = OI:

Multiplier Overflow interrupt flag.

0: No Multiplier Overflow interrupt pending

1: Multiplier Overflow interrupt pending

Bit 3 = EI:

Emergency stop Interrupt flag.

0: No Emergency stop interrupt pending

1: Emergency stop interrupt pending

Bit 2 = ZI:

BEMF Zero-crossing interrupt flag.

0: No BEMF Zero-crossing Interrupt pending

1: BEMF Zero-crossing Interrupt pending

Bit 1 = DI:

End of Demagnetization interrupt flag.

0: No End of Demagnetization interrupt pending

1: End of Demagnetization interrupt pending

Bit 0 = CI:

Commutation interrupt flag

0: No Commutation Interrupt pending

1: Commutation Interrupt pending

HST

RIM

OIM

EIM

ZIM

DIM

CIM

0RPI

RMI

ST72141K2 数据表(PDF) 68 Page - STMicroelectronics

ST72141K2 数据表(HTML) 68 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载