ST72141K2 datasheet(98/132 Pages) STMICROELECTRONICS

98 / 132 page

ST72141K

98/132

SERIAL PERIPHERAL INTERFACE (Cont’d)

8.4.4 Functional Description

Figure 56 shows the serial peripheral interface

(SPI) block diagram.

This interface contains 3 dedicated registers:

– A Control Register (CR)

– A Status Register (SR)

– A Data Register (DR)

Refer to the CR, SR and DR registers in Section

8.4.7for the bit definitions.

8.4.4.1 Master Configuration

In a master configuration, the serial clock is gener-

ated on the SCK pin.

Procedure

– Select the SPR0 & SPR1 bits to define the se-

rial clock baud rate (see CR register).

– Select the CPOL and CPHA bits to define one

of the four relationships between the data

transfer and the serial clock (see Figure 59).

–The SS pin must be connected to a high level

signal during the complete byte transmit se-

quence.

– The MSTR and SPE bits must be set (they re-

main set only if the SS pin is connected to a

high level signal).

In this configuration the MOSI pin is a data output

and to the MISO pin is a data input.

Transmit sequence

The transmit sequence begins when a byte is writ-

ten the DR register.

The data byte is parallel loaded into the 8-bit shift

and then shifted out serially to the MOSI pin most

significant bit first.

When data transfer is complete:

– The SPIF bit is set by hardware

– An interrupt is generated if the SPIE bit is set

and the I bit in the CCR register is cleared.

During the last clock cycle the SPIF bit is set, a

copy of the data byte received in the shift register

is moved to a buffer. When the DR register is read,

the SPI peripheral returns this buffered value.

Clearing the SPIF bit is performed by the following

software sequence:

1. An access to the SR register while the SPIF bit

is set

2. A read to the DR register.

Note: While the SPIF bit is set, all writes to the DR

ST72141K2 数据表(PDF) 98 Page - STMicroelectronics

ST72141K2 数据表(HTML) 98 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载