| 数据搜索系统,热门电子元器件搜索 |
|
ST72141K2 数据表(PDF) 53 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72141K2 数据表(HTML) 53 Page - STMicroelectronics |
|
53 / 132 page ![]() ST72141K 53/132 MOTOR CONTROLLER (Cont’d) 8.1.4.2 Delay Manager Figure 33. Overview of MTIM Timer This part of the MTC contains all the time-related functions, its architecture is based on an 8-bit shift left/shift right timer shown in Figure 33. The MTIM timer includes: – An auto-updated prescaler – A capture/compare register for software demag- netization simulation (MDREG) – Two cascaded capture register (MZREG and MZPRV) for storing the times between two con- secutive BEMF zero crossings (Z events) – An 8x8 bit multiplier for auto computing the next commutation time – One compare register for phase commutation generation (MCOMP) The MTIM timer module can work in two main modes. In switched mode the user must process the step duration and commutation time by soft- ware, in autoswitched mode the commutation ac- tion is performed automatically depending on the rotor position information and register contents. Table 16. Switched and Autoswitched Modes Switched Mode This feature allows the motor to be run step-by- step. This is useful when the rotor speed is still too low to generate a BEMF. It can also run other kinds of motor without BEMF generation such as induction motors or switch reluctance motors. This mode can also be used for autoswitching with all computation for the next commutation time done by software (hardware multiplier not used) and us- ing the powerful interrupt set of the peripheral. In this mode, the step time is directly written by software in the commutation compare register MCOMP. When the MTIM timer reaches this value a commutation occurs (C event) and the MTIM timer is reset. 8-bit Up Counter MTIM§ MZREG [Zn] § MZPRV [Zn-1] § C DS MDREG [Dn] § Compare Compare MCOMP [Cn+1] § Z Z DH ck C DS,H Z 8 Tratio SDM bit Z clr 1 0 C SWA bit § = Register updated on R event To interrupt generator To interrupt generator To interrupt generator MCRA register MCRB register SWA bit Commutation Type MCOMP User access 0 Switched mode Read/Write 1 Autoswitched mode Read only |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |