ST92141 datasheet(71/179 Pages) STMICROELECTRONICS

71 / 179 page

71/179

ST92141 - RESET AND CLOCK CONTROL UNIT (RCCU)

CLOCK CONTROL REGISTERS (Cont’d)

PLL CONFIGURATION REGISTER (PLLCONF)

R246 - Read/Write

Reset Value: xx00 x111

Bit 5:4 = MX[1:0]:

PLL Multiplication Factor.

Refer to Table 15 PLL Multiplication Factors for

multiplier settings.

Bit 2:0 = DX[2:0]:

PLL output clock divider factor.

Refer to Table 16 Divider Configuration for divider

settings.

Table 15. PLL Multiplication Factors

Table 16. Divider Configuration

Figure 31. RCCU General Timing

MX1

MX0

DX2

DX1

DX0

MX1

MX0

CLOCK2 x

DX2

DX1

DX0

PLL CLOCK/1

PLL CLOCK/2

PLL CLOCK/3

PLL CLOCK/4

PLL CLOCK/5

PLL CLOCK/6

PLL CLOCK/7

111

CLOCK2

(PLL OFF, Reset State)

STOP

Acknowledged

STOP

External

Multiplier

Xtal

INTCLK

Internal

reset

clock

RESET

request(*)

PLL selected by user

20478xTXtal(**)

PLL

Lock-in

time

PLL

Lock-in

time

4 xTsys

Quartz

start-up

Exit from RESET

10239*CLOCK2

Switch to

PLL clock

(*) WUIMU

PLL turned on by user

Xtal/2

PLL

Xtal/2

(**) +/- 1 TXtal

ST92141 数据表(PDF) 71 Page - STMicroelectronics

ST92141 数据表(HTML) 71 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载