ST92141 datasheet(98/179 Pages) STMICROELECTRONICS

98 / 179 page

98/179

ST92141 - EXTENDED FUNCTION TIMER (EFT)

EXTENDED FUNCTION TIMER (Cont’d)

16-bit read sequence: (from either the Counter

The user must read the MSB first, then the LSB

value is buffered automatically.

This buffered value remains unchanged until the

16-bit read sequence is completed, even if the

user reads the MSB several times.

After a complete reading sequence, if only the

CLR register or ACLR register are read, they re-

turn the LSB of the count value at the time of the

read.

An overflow occurs when the counter rolls over

from FFFFh to 0000h then:

– The TOF bit of the SR register is set.

– A timer interrupt is generated if:

– TOIE bit of the CR1 register is set

– TOIS bit of the CR3 register is set (or EFTIS

bit if only global interrupt is available).

If one of these conditions is false, the interrupt re-

mains pending to be issued as soon as they are

both true.

Clearing the overflow interrupt request is done by:

1. Reading the SR register while the TOF bit is

set.

2. An access (read or write) to the CLR register.

Notes: The TOF bit is not cleared by accesses to

ACLR register. This feature allows simultaneous

use of the overflow function and reads of the free

running counter at random times (for example, to

measure elapsed time) without the risk of clearing

the TOF bit erroneously.

The timer is not affected by WAIT mode.

In HALT mode, the counter stops counting until the

mode is exited. Counting then resumes from the

reset count (MCU awakened by a Reset).

7.3.3.2 External Clock

The external clock (where available) is selected if

CC0=1 and CC1=1 in CR2 register.

The status of the EXEDG bit determines the type

of level transition on the external clock pin EXT-

CLK that will trigger the free running counter.

The counter is synchronised with the falling edge

of INTCLK.

At least four falling edges of the INTCLK must oc-

cur between two consecutive active edges of the

external clock; thus the external clock frequency

must be less than a quarter of the INTCLK fre-

quency.

LSB is buffered

Read MSB

At t0

Read LSB

Returns the buffered

LSB value at t0

At t0 +Dt

Other

instructions

Beginning of the sequence

Sequence completed

ST92141 数据表(PDF) 98 Page - STMicroelectronics

ST92141 数据表(HTML) 98 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载