| 数据搜索系统,热门电子元器件搜索 |
|
STLC5046 数据表(PDF) 14 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC5046 数据表(HTML) 14 Page - STMicroelectronics |
|
14 / 27 page ![]() 20log[0.25+0.75*(progr.value/256)] Pin strap values: GR2=1: -0.8dB gain (value = E2h): 111 00 01 0 GR2=0: -2.36dB gain (value = AFh): 101 01 11 1 Overall gain including also RXG: GR2 = 1:-0.8dB; GR2 = 0: -4.3dB Receive Gain channel #3 (GRX3) Addr=12h; Reset Value=00h Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 00h:Stop any received signal, AGND level is forced on the VFRO3 analog output. >00h:Digital gain is inserted in the TX path equal to: 20log[0.25+0.75*(progr.value/256)] Pin strap values: GR3=1: -0.8dB gain (value = E2h): 111 00 01 0 GX3=0: -4.3dB gain (value = AFh): 101 01 11 1 Overall gain including also RXG: GR3 = 1:-0.8dB; GR3 = 0: -4.3dB Transmit Time Slot channel #0 (DXA0) Addr=13h; Reset Value=00h Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 EN0 T06 T05 T04 T03 T02 T01 T00 EN0=0: Selected transmit time slot on DX output is in H.I. EN0=1: Selected transmit time slot on DX output is active carrying out the PCM encoded signal of VFXI0. T06..0: Define time slot number (0 to 127) on which PCM encoded signal of VFXI0 is carried out. If linear mode is selected (LIN=1 of CONF regis- ter) the 16 bits will be carried out as follows: the 8 most significative bits in the programmed time slot, the 8 least significative bits in the following timeslot. Example: if T06..T00=00: TS0 TS1 15 14 13 12 11 10 9 87654 32 10 Pin strap value (value 80h): 100 0 0 000 Referred to FS0. Transmit Time Slot channel#1 (DXA1) Addr=14h; Reset Value=00h Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 EN1 T16 T15 T14 T13 T12 T11 T10 EN1=0: Selected transmit time slot on DX output is in H.I. EN1=1: Selected transmit time slot on DX output is active carrying out the PCM encoded signal of VFXI1. T16..0:Define time slot number (0 to 127) on which PCM encoded signal of VFXI1 is carried out. If linear mode is selected (LIN=1 of CONF regis- ter) the 16 bits will be carried out as follows: the 8 most significative bits in the programmed time slot, the 8 least significative bits in the following timeslot. Example: if T16..T10=00: TS0 TS1 15 14 13 12 11 10 9 87654 32 10 Pin strap value (value=80h) 100 0 0 000 Referred to FS1. Transmit Time Slot channel #2 (DXA2) Addr=15h; Reset Value=00h Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 EN2 T26 T25 T24 T23 T22 T21 T20 EN2=0: Selected transmit time slot on DX output is in H.I. EN2=1: Selected transmit time slot on DX output is active carrying out the PCM encoded signal of VFXI2. T26..0:Define time slot number (0 to 127) on which PCM encoded signal of VFXI2 is carried out. If linear mode is selected (LIN=1 of CONF regis- STLC5046 14/27 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |