数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE2002 数据表(PDF) 27 Page - STMicroelectronics

部件名 STE2002
功能描述  81 x 128 single-chip LCD controller/driver
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE2002 数据表(HTML) 27 Page - STMicroelectronics

Back Button STE2002 Datasheet HTML 23Page - STMicroelectronics STE2002 Datasheet HTML 24Page - STMicroelectronics STE2002 Datasheet HTML 25Page - STMicroelectronics STE2002 Datasheet HTML 26Page - STMicroelectronics STE2002 Datasheet HTML 27Page - STMicroelectronics STE2002 Datasheet HTML 28Page - STMicroelectronics STE2002 Datasheet HTML 29Page - STMicroelectronics STE2002 Datasheet HTML 30Page - STMicroelectronics STE2002 Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 61 page
background image
STE2002
Bus interfaces
27/61
Figure 30.
Communication protocol
5.2
Serial interface
The STE2002 serial Interface is a bidirectional link between the display driver and the
application supervisor.
It consists of five lines: two for data signals (SDIN, SOUT), one for clock signals (SCLK), one
for the peripheral enable (SCE) and one for mode selection (SD/C).
The serial interface is active only if the SCE line is set to a logic 0. When SCE line is high the
serial peripheral power consumption is zero. While SCE pin is high the serial interface is
kept in reset.
The STE2002 is always a slave on the bus and receive the communication clock on the
SCLK pin from the master.
Information are exchanged byte-wide. During data transfer, the data line is sampled on the
positive SCLK edge.
SD/C line status indicates whether the byte is a command (SD/C =0) or RAM data (SD/C
=1);it is read on the eighth SCLK clock pulse during every byte transfer.
If SCE stays low after the last bit of a command/data byte, the serial interface expects the
MSB of the next byte at the next SCLK positive edge.
A reset pulse on RES pin interrupts the transmission. No data is written into the data RAM
and all the internal registers are cleared.
If SCE is low after the positive edge of RES, the serial interface is ready to receive data.
Throughout SOUT can be read only the driver I2C slave address. The Command sequence
that allows to read I2C slave address is reported in Fig. 34 & 35. SOUT is in High impedance
in steady state and during data write.
It is possible to short circuit DOUT and SDIN and read I2C address without any additional
lines.
S
S
01111
0
A0A
STE2002 ACK
WRITE MODE
READ MODE
R/W
R/W
SLAVE ADDRESS
Co
STE2002 ACK
COMMAND WORD
CONTROL BYTE
MSB........LSB
Co
LAST
N> 0 BYTE
STE2002 ACK
STE2002 ACK
STE2002 ACK
A
1 DC Control Byte
DATA Byte
A
DC Control Byte
A 0
DATA Byte
A P
S
S
01111
0
A1A
STE2002 ACK
MASTER ACK
P
STE2002
SLAVE ADDRESS
S
01111
0
A
R
/
W
CONTROL BYTE
C
o
D
C
000000 A
S
1
A
S
1
A
S
1
A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com