STE2002 datasheet(49/61 Pages) STMICROELECTRONICS

49 / 61 page

STE2002

Electrical characteristics

49/61

Serial interface (

Figure 51)

TCYC

Clock Cycle SCLK

VDD1 = 1.7V; Write

(2) (5)

150

TPWH1

SCLK pulse width HIGH

TPWL1

SCLK Pulse width LOW

TS2

SCE setup time

TH2

SCE hold time

TPWH2

SCE minimum high time

TS3

SD/C setup time

TH3

SD/C hold time

TS4

SDIN setup time

TH4

SDIN hold time

TS5

SOUT Access Time

100

TH5

SOUT Disable Time vs.

SCLK

100

TH6

SOUT Disable Time vs.

SCE

100

All timing values are valid within the operating supply voltage and ambient temperature ranges and referenced to VIL and

VIH with an input voltage swing of VSS to VDD

Cb is the capacitive load for each bus line.

For bus line loads Cb between 100 and 400pF the timing parameters must be linearly interpolated

CVLCD is the filtering Capacitor on VLCDOUTTrise and Tfall (30%-70%) = 10 ns

Table 27.

AC operation (continued)

Symbol

Parameter

Test condition

Min.

Typ.

Max.

Unit

frame

960

--------

STE2002 数据表(PDF) 49 Page - STMicroelectronics

STE2002 数据表(HTML) 49 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表下载