数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT80C51RA2-RLSIV 数据表(PDF) 72 Page - ATMEL Corporation

部件名 AT80C51RA2-RLSIV
功能描述  High Performance 8-bit Microcontroller
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT80C51RA2-RLSIV 数据表(HTML) 72 Page - ATMEL Corporation

Back Button AT80C51RA2-RLSIV Datasheet HTML 68Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 69Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 70Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 71Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 72Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 73Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 74Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 75Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 76Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 86 page
background image
72
4188F–8051–01/08
AT/TS8xC51Rx2
11.5.15
Clock Waveforms
Valid in normal clock mode. In X2 mode XTAL2 signal must be changed to XTAL2 divided by
two.
Figure 11-14. Clock Waveforms
This diagram indicates when signals are clocked internally. The time it takes the signals to prop-
agate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on
variables such as temperature and pin loading. Propagation also varies from output to output
and component. Typically though (TA=25°C fully loaded) RD and WR propagation delays are
approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated
in the AC specifications.
CLOCK
XTAL2
ALE
INTERNAL
STATE4
STATE5
STATE6
STATE1
STATE2
STATE3
STATE4
STATE5
EXTERNAL PROGRAM MEMORY FETCH
READ CYCLE
WRITE CYCLE
SERIAL PORT SHIFT CLOCK
PORT OPERATION
PSEN
P0
P2 (EXT)
RD
P0
P2
P0
P2
WR
TXD (MODE 0)
RXD SAMPLED
RXD SAMPLED
P0 PINS SAMPLED
P1, P2, P3 PINS SAMPLED
P1, P2, P3 PINS SAMPLED
P0 PINS SAMPLED
MOV DEST PORT (P1, P2, P3)
(INCLUDES INT0, INT1, TO, T1)
MOV DEST P0
OLD DATA
NEW DATA
DPL OR Rt OUT
DATA OUT
PCL OUT (EVEN IF PROGRAM
MEMORY IS INTERNAL)
PCL OUT (IF PROGRAM
MEMORY IS EXTERNAL)
INDICATES DPH OR P2 SFR TO PCH TRANSITION
DPL OR Rt OUT
FLOAT
PCL OUT (IF PROGRAM
MEMORY IS EXTERNAL)
INDICATES DPH OR P2 SFR TO PCH TRANSITION
INDICATES ADDRESS TRANSITIONS
FLOAT
FLOAT
FLOAT
PCL OUT
PCL OUT
PCL OUT
DATA
SAMPLED
DATA
SAMPLED
DATA
SAMPLED
THESE SIGNALS ARE NOT ACTIVATED DURING THE
EXECUTION OF A MOVX INSTRUCTION
P1P2
P1P2
P1P2
P1P2
P1P2
P1P2
P1P2
P1P2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com