数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT80C51RA2-RLSIV 数据表(PDF) 38 Page - ATMEL Corporation

部件名 AT80C51RA2-RLSIV
功能描述  High Performance 8-bit Microcontroller
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT80C51RA2-RLSIV 数据表(HTML) 38 Page - ATMEL Corporation

Back Button AT80C51RA2-RLSIV Datasheet HTML 34Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 35Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 36Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 37Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 38Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 39Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 40Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 41Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 42Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 86 page
background image
38
4188F–8051–01/08
AT/TS8xC51Rx2
Reset Value = 0000 0000b
Bit addressable
Table 6-15.
PCON Register
PCON - Power Control Register (87h)
Bit Number
Bit
Mnemonic
Description
7
FE
Framing Error bit (SMOD0=1)
Clear to reset the error state, not cleared by a valid stop bit.
Set by hardware when an invalid stop bit is detected.
SMOD0 must be set to enable access to the FE bit
SM0
Serial port Mode bit 0
Refer to SM1 for serial port mode selection.
SMOD0 must be cleared to enable access to the SM0 bit
6
SM1
Serial port Mode bit 1
SM0 SM1ModeDescriptionBaud Rate
0
0
0Shift RegisterFXTAL/12 (/6 in X2 mode)
0
1
18-bit UARTVariable
1
0
29-bit UARTFXTAL/64 or FXTAL/32 (/32, /16 in X2 mode)
1
1
39-bit UARTVariable
5
SM2
Serial port Mode 2 bit / Multiprocessor Communication Enable bit
Clear to disable multiprocessor communication feature.
Set to enable multiprocessor communication feature in mode 2 and 3, and eventually
mode 1. This bit should be cleared in mode 0.
4
REN
Reception Enable bit
Clear to disable serial reception.
Set to enable serial reception.
3
TB8
Transmitter Bit 8 / Ninth bit to transmit in modes 2 and 3
Clear to transmit a logic 0 in the 9th bit.
Set to transmit a logic 1 in the 9th bit.
2
RB8
Receiver Bit 8 / Ninth bit received in modes 2 and 3
Cleared by hardware if 9th bit received is a logic 0.
Set by hardware if 9th bit received is a logic 1.
In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.
1
TI
Transmit Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop
bit in the other modes.
0
RI
Receive Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0, see Figure 6-11. and Figure 6-
12. in the other modes.
7
6
5
4
3
2
1
0
SMOD1
SMOD0
-
POF
GF1
GF0
PD
IDL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com