AT80C51RA2-RLSIV datasheet(40/86 Pages) ATMEL

40 / 86 page

4188F–8051–01/08

AT/TS8xC51Rx2

6.5

Interrupt System

The TS80C51Rx2 has a total of 7 interrupt vectors: two external interrupts (INT0 and INT1),

three timer interrupts (timers 0, 1 and 2), the serial port interrupt and the PCA global interrupt.

These interrupts are shown in Figure 6-13.

WARNING: Note that in the first version of RC devices, the PCA interrupt is in the lowest priority.

Thus the order in INT0, TF0, INT1, TF1, RI or TI, TF2 or EXF2, PCA.

Figure 6-13. Interrupt Control System

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit

in the Interrupt Enable register (See Table 6-17.Table 6-18.). This register also contains a global

disable bit, which must be cleared to disable all interrupts at once.

Each interrupt source can also be individually programmed to one out of four priority levels by

setting or clearing a bit in the Interrupt Priority register (See Table 6-18.) and in the Interrupt Pri-

ority High register (See Table 6-19.). shows the bit values and priority levels associated with

each combination.

The PCA interrupt vector is located at address 0033H. All other vector addresses are the same

as standard C52 devices.

IE1

High priority

interrupt

Interrupt

polling

sequence, decreasing from

high to low priority

Low priority

interrupt

Global Disable

Individual Enable

EXF2

TF2

TF0

INT0

INT1

TF1

IPH, IP

IE0

PCA IT

AT80C51RA2-RLSIV 数据表(PDF) 40 Page - ATMEL Corporation

AT80C51RA2-RLSIV 数据表(HTML) 40 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载