数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT80C51RA2-RLSIV 数据表(PDF) 12 Page - ATMEL Corporation

部件名 AT80C51RA2-RLSIV
功能描述  High Performance 8-bit Microcontroller
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT80C51RA2-RLSIV 数据表(HTML) 12 Page - ATMEL Corporation

Back Button AT80C51RA2-RLSIV Datasheet HTML 8Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 9Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 10Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 11Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 12Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 13Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 14Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 15Page - ATMEL Corporation AT80C51RA2-RLSIV Datasheet HTML 16Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 86 page
background image
12
4188F–8051–01/08
AT/TS8xC51Rx2
5.2
TS80C51Rx2 Enhanced Features
In comparison to the original 80C52, the TS8xC51Rx2 implements some new features, which
are:
• The X2 option.
• The Dual Data Pointer.
• The extended RAM.
• The Programmable Counter Array (PCA).
• The Watchdog.
• The 4 level interrupt priority system.
• The power-off flag.
• The ONCE mode.
• The ALE disabling.
• Some enhanced features are also located in the UART and the timer 2.
5.3
X2 Feature
The TS80C51Rx2 core needs only 6 clock periods per machine cycle. This feature called ”X2”
provides the following advantages:
• Divides frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
• Saves power consumption while keeping same CPU power (oscillator power saving).
• Saves power consumption by dividing dynamically operating frequency by 2 in operating and
idle modes.
• Increases CPU power by 2 while keeping same crystal frequency.
In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 sig-
nal and the main clock input of the core (phase generator). This divider may be disabled by
software.
5.3.1
Description
The clock for the whole circuit and peripheral is first divided by two before being used by the
CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2
mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to
60%. Figure 5-1 shows the clock generation block diagram. X2 bit is validated on XTAL1÷2 ris-
ing edge to avoid glitches when switching from X2 to STD mode. Figure 5-2 shows the mode
switching waveforms.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com